### ANALOG INTEGRATED CIRCUITS


FUNDAMENTALS

APPLICATIONS

VIDEO COURSE STUDY GUIDE

Return for use by other employees

MAGNETIC PERIPHERALS INC.



RIGID DISK ENGINEERING

P.O. Box 12313 Oklahoma City, Oklahoma 73157

1984

#### THIS COURSE IS INTENDED FOR

- 1. Electrical engineers who have graduated some time ago and feel the need to refresh and update their knowledge on transistor circuits.
- 2. Electrical engineers who have graduated recently but feel the need to have a quick review and then go much more in depth and coverage than normally encountered in undergraduate study of transistor circuits.
- 3. Other engineers and scientists who like to acquire the necessary knowledge on transistor circuits in a very short time.

#### THE GOALS OF THE COURSE ARE

- 1. Starting with the fundamentals, present a thorough and extensive understanding of the low-frequency behavior of the bipolar transistor.
- 2. Present and discuss in detail commonly used discrete and integrated analog circuits.
- 3. Provide design oriented practical information that can be used readily.
- 4. Provide the necessary tools, skills, and confidence for analyzing as well as designing analog transistor circuits.

#### HOW THE GOALS ARE ACHIEVED

- 1. By solving one practical circuit problem after another.
- By demonstrating the actual performance characteristics of some of the widely used circuits that are discussed.
- 3. By putting together circuits that are commonly used as building blocks to design more complex circuits.

#### SUGGESTED STUDY FORMAT

- 1. View the videotape.
- 2. Then try to reproduce all derivations on your own. Since the lectures are entirely on analysis and discussion of practical and useful circuits, being able to derive all the results by oneself demonstrates intimate knowledge and understanding of the circuits involved.

#### PREFACE

The course deals with bipolar transistor analog circuits that are essential in the design of a large variety of amplifiers. The entire series consists of 19 videotapes, averaging about 43 minutes in length, devoted to a thorough understanding of widely used amplifier circuits. For convenience, the series is divided into four modules.

### Module A: Bipolar Transistor Fundamentals and Basic Amplifier Circuits.

The characteristics of diodes and bipolar transistors are presented and discussed. Then the small-signal equivalent circuits are derived. Large and small-signal characteristics of common-emitter, common-base, common-collector, and composite transistor amplifiers are derived and discussed. (Seven lectures with five demonstrations.)

#### Module B: Current Sources and Applications.

Widely used dc current sources are presented and discussed in detail.

(Four lectures with one demonstration.)

#### Module C: The Differental Amplifier.

The differential amplifier is discussed in detail. (Four lectures with three demonstrations.)

## Module D: Class A, B, and AB Output Stages and μΑ741 Operational Amplifier.

Class A, class B, and class AB output stages are discussed in detail. Finally, the versatility of the circuits discussed in various modules is demonstrated by showing how they are put together in the design of the uA741 operational amplifier. (Four lectures with two demonstrations.)

#### PREREQUISITES

- 1. Working knowledge of circuit theory. Knowledge of Laplace transformation is not necessary.
- 2. Understanding of basic transistor circuits. Determined individuals can acquire this knowledge while taking this videotaped course since it covers the basics as well as more advanced material.

#### REFERENCES

- Analysis and Design of Analog Integrated Circuits, P.R. Gray and R.G.
   Meyer, Wiley 1977. This is a basic reference and can be used as textbook to supplement the videotaped lectures.
- 2. <u>Basic Integrated Circuit Engineering</u>, D.J. Hamilton and W.G. Howard, McGraw Hill, 1975.
- 3. Introduction to Integrated Circuits, V.H. Grinich and H.G. Jackson, McGraw Hill, 1975.
- 4. Applied Electronics, J.F. Pierce and T.J. Paulus, Bell and Howell, 1972.

Title page i
This course is intended foriii
The goals of the course areiii
How the goals are achievediii
Suggested study formatiii
Prefaceiv
Prerequisites
Referencesv
Table of contentsvi
Lecture summariesvii-A->D
Lecture 1. Characteristics of diodes and transistors
Lecture 2. The small-signal equivalent circuit of transistors10
Lecture 3. The common-emitter amplifier
Lecture 4. The common-base and the common-emitter amplifier.
General analysis of transistor circuits24
Lecture 5. Input and output equivalent circuits31
Lecture 6. CC-CC, CC-CE, and CE-CB amplifiers39
Lecture 7. Biasing47
Index
Hseful formulas

DULE

	Title page i
	This course is intended foriii
	The goals of the course areiii
	How the goals are achievediii
	Suggested study formatiii
	Prefaceiv
	Prerequisitesv
	Referencesv
	Table of contentsvi-A→D
	Lecture summariesvii
•	Lecture 8. Dc current sources55
ULE,	Lecture 9. Dc current sources63
8	Lecture 10. Widlar and cascode current sources
	Lecture 11. The common-emitter amplifier with resistive and active
	loads79
	Index158
	Useful formulas160

MODULE

	Title page i
	This course is intended foriii
	The goals of the course areiii
	How the goals are achievediii
	Suggested study formatiii
	Prefaceiv
	Prerequisitesv
	Referencesv
	Table of contentsvi-A→D
	Lecture summariesvii
	Lecture 12. The differential amplifier87
WLE.	Lecture 13. The differential amplifier (Cont'd)95
C	Lecture 14. The differential amplifier (Cont'd)
	Lecture 15. The differential amplifier (Cont'd)
	Index
	Useful formulas160

	Title page i
	This course is intended foriii
	The goals of the course areiii
	How the goals are achievediii
	Suggested study formatiii
	Prefaceiv
	Prerequisitesv
	Referencesv
	Table of contentsvi-A→Z
	Lecture summariesvii
ای	Lecture summariesvii
4	Lecture 16. The class-A emitter-follower output stage
4	Lecture 16. The class-A emitter-follower output stage
4	Lecture 16. The class-A emitter-follower output stage



#### 1. Characteristics of diodes and transistors.

The pn junction diode equation is presented and discussed. The input and output characteristics of the bipolar transistor are derived from the Ebers-Moll model. Circuit models are obtained with  $V_{\rm be}$  or  $I_{\rm b}$  as a dependent parameter. Departures from the Ebers-Moll model are discussed.

<u>Demonstration</u>: The output voltage of a discrete transistor is compared with an integrated circuit.

#### 2. The small-signal equivalent circuit of transistors.

Using the forward-active-region large-signal characteristics of the transistor, the small-signal input- and output- equivalent circuits are obtained.  $r_{\pi}$ ,  $s_{m}$ ,  $\beta$ , and  $r_{0}$  are defined graphically as well as mathematically.

#### 3. The common-emitter amplifier.

The large-signal characteristics of the common-emitter amplifier with resistive load are presented. The small-signal characteristics are derived, and the expression of gain as a function of the operating point is obtained and plotted. The common-emitter amplifier with current-source load is discussed.

<u>Demonstration</u>: The transfer characteristics of common-emitter amplifiers with resistive and current-source loads are compared.

4. The common-base and the common-emitter amplifier.

General analysis of transistor circuits. The large-signal characteristics of the common-base and common-emitter amplifers are derived. The operating point of a transistor circuit having a resistance and a voltage source connected in series with each terminal lead and ground is obtained. The small-signal equivalent circuits facing each source are derived.

<u>Demonstration</u>: Distortions caused by voltage and current excitations are compared for small and not so small sinusoidal output-signal amplitudes.

- 5. Input and output-equivalent circuits. Input- and output-equivalent circuits for the common-emitter, common-base, and common-collector amplifiers are obtained with and without the  $r_0$  of the transistor.
- 6. CC-CC, CC-CE, and CE-CB amplfiers. Equivalent circuits of composite CC-CC, CC-CE, and CE-CB transistors are obtained. The large- and small-signal characteristics of the cascode amplifier are derived.

<u>Demonstration</u>: The collector characteristics of the transistor are compared with the cascode-connected transistor.

7. Biasing. The power-supply sensitivities of base-current and base-voltage controlled-bias circuits are compared. Fixed collector-current bias circuits using one and two power supplies are given. The need for using dc current sources for biasing is shown.

<u>Demonstration</u>: Power supply sensitivities of fixed base-current and fixed base-voltage bias circuits are compared.



### LECTURE SUMMARIES

- 8. Dc current sources. The ideal and actual dc current source characteristics are presented. Methods are given for measuring the output characteristic curve. Equivalent circuits of current sources using a single transistor with one or two power supplies are derived. The basic integrated circuit used for current source generation is introduced and discussed.
- 9. <u>Dc current sources</u>. Current sources based on a common reference are given. Causes for mismatches in current sources are discussed. The Widlar current source is introduced and its reduced dependence on power supply voltages is shown.
- 10. Widlar and cascode current sources. The output equivalent circuits of the Widlar and cascode current sources are derived. Different value current source circuits based on a common reference are given. A stabilized bias circuit for an amplifier is discussed.
  - <u>Demonstration</u>: The characteristics of a simple, a Widlar, and a cascode current source are compared.
- 11. The common-emitter amplifier with resistive and active loads. The largeand small-signal characteristics of the common-emitter amplifier are discussed graphically and analytically for three kinds of loads: resistive,
  ideal current source, and actual current source. The expression showing
  the dependence of the gain on the output operating point is derived.




### LECTURE SUMMARIES

- 12. The differental amplfier. The large- and small-signal characteristics of the differential amplifier are derived. Input- and output-equivalent circuits are given.
  - <u>Demonstration</u> The transfer characteristics and the variations of the base-to-emitter voltages of the differential amplifier are displayed.
- 13. The differential amplifier. (Cont'd). The input is decomposed into the common-and difference-mode components, and the corresponding half circuits are obtained. The expressions for the common- and difference-mode gains are derived. The common-mode-rejection ratio is defined and a method for improving it is given. Mismatches in resistor and saturation current values are shown to result in the offset voltage.
- 14. The differential amplifier. (Cont'd). Offset current is defined and calculated. A method for measuring offset voltage and current is given. The input resistance and the gain of two differential amplifiers are compared. A differential amplifier with an active load is presented and the effect of mismatches in saturation currents on the output voltage is calculated.

  Demonstration: A method for measuring ratios of saturation currents is given.
- 15. The differential amplifier. (Cont'd). The common- and difference-mode gains of the differential amplifier with active load are calculated. The expression for the offset voltage is obtained. A current difference amplifier using a single power supply is presented and discussed.

  Demonstration: The transfer characteristics of the differential amplifier with active load is displayed. The effect of mismatches in saturation

currents is demonstrated.



### LECTURE SUMMARIES

16. The class-A emitter-follower output stage. The transfer characteristic of the class-A emitter-follower output stage is derived and plotted. The small-signal gain is calculated and is shown to be practically constant regardless of the value of the collector current. Expressions for instantaneous and average output power and power conversion effciency are obtained.

<u>Demonstration</u>: The transfer characteristic and input and output waveforms of the class-A output stage are demonstrated.


- 17. The class-A and class-B output stages. Instantaneous and average power dissipation expressions for the class-A output stage are obtained and plotted. The points for maximum collector power and standby collector power dissipation are shown on the load line. The transfer curve of the class-B emitter-follower output stage showing crossover distortion is presented. Various waveforms needed for power calculations are given, and the power conversion efficiency is obtained.
- 18. The class-AB output stage. The transfer characteristic of the class-AB output stage is derived as a function of the base-to-base voltage, and it is plotted to show how crossover distortion can be eliminated. Means for generating the base-to-base voltage are presented and discussed.

<u>Demonstration</u>: The transfer characteristics and waveforms associated with the class-AB amplifier are demonstrated.

19. The μΑ741 operational amplifier. The μΑ741 operational amplifier is used as an example to show how the various circuits presented and discussed in previous lectures are put together to design an integrated circuit operational amplifier. With the two inputs grounded and the output at zero, all quiescent currents are calculated. Then, the amplifier is partitioned into the input differential stage, the intermediate gain stage, and the output stage. The small-signal input- and output- equivalent circuits are calculated for each stage and then put together to determine the overall gain. Feedback is used to stabilize the gain.

# FUNDAMENTALS & APPLICATIONS OF ANALOG INTEGRATED CIRCUITS

PART I LOW FREQUENCY ANALYSIS & DESIGN




Study Guide for

MODULE A
Bipolar Transistor Fundamentals
& Basic Amplifier Circuits



Colorado State University Engineering Renewal & Growth Program

## L1: Comparison of a Discrete Transistor Circuit with an Integrated Circuit



Voltmeter Reading

Discrete: 380 mV

Integrated Circuit: 12mV

Demostration

## Integrated Circuits


### advantages.

- 1. Circuits containing a large number of elements can be fabricated as a unit on a chip.
- 2. Size, weight, and cost are reduced.
- 3. Devices of the same kind have well-matched characteristics. (Ratios of identical resistor values or identical transistor saturation currents are close to unity.)
- 4. Device characteristics are quite uniform and track well with temperature. (Base-to-emitter voltages of transistors located on isothermal lines change by the same amount and almost at the same time with changes in temperature.)

### Disadvantages:

- 1. Inflexibility. Once manufactured, component values cannot be changed.
- 2. Obsolute values cannot be attained precisely. (Resistor values may be 25% off the desired values.)
- 3. Choice of component values is restricted. (1MSI resistor values and 0.14 F capacitor values are impractical.)
- 4. Inductors are mavailable.
- 5. Compatible active devices are difficult to obtain. (Complementary NPN and PNP bipolar transistors of equal quality are difficult to fabricate on the same chip.)

## The Idealized pn Junction Diode



| I<sub>s</sub> = saturation current | V<sub>T</sub> = thermal voltage = kT | q | k = Boltzmann's constant | T = absolute temperature | q = electronic charge | [More generally I=I<sub>s</sub>(e<sup>πν</sup>-1) where η=I~2]

Only one constant, Is, is needed to characterize the diode

Is is a strong function of temperature (for Si at room temp., Is doubles every 10°C)

At fixed I, V decreases approx. 2mV/°C.

I Is	107	8 10	10	10	10	1012
V (mV)	419	479	539	599	659	718

(corresponding to  $V \le -130 \, \text{mV}$  at room temp.),  $e^{\frac{1}{4}} \le 0.0067$ .  $I \cong -I_s$ 

(corresponding to  $V \ge 130 \,\text{mV}$  at room temp.)  $e^{\frac{V}{V_T}} \ge 148.41$ .  $I \cong I_s e^{\frac{V}{V_T}}$ For  $\frac{\vee}{\vee_{+}} \geq 5$ 

From now on, when the diode is conducting  $I=I_Se^{\frac{V}{V_T}}$ . (We shall keep in mind that this equation is inaccurate for very small currents; in particular, it predicts  $V=-\infty$  to make I=0, which of course is wrong since it takes V=0 to make I=0.)

Let Io represent the diode current when the voltage across is Vo, i.e.,


Io= Ise Tr

If the voltage is changed from Vo to Vo+ AV, the current becomes

$$I = I_s e^{\frac{V_0 + \Delta V}{V_T}} = (I_s e^{\frac{V_0}{V_T}}) e^{\frac{\Delta V}{V_T}} = I_o e^{\frac{\Delta V}{V_T}}$$

For DV=18mV,  $I = I_0 a^{18/26} = 1.998 I_0 \approx 2I_0$ 

For 
$$\Delta V = 60 \text{ mV}$$
,  
 $I = I_0 e^{60/26} = 10.051 I_0 \approx 10 I_0$ 




- 1. It takes a change of 18 mV to double the
- 2. It takes a change of 60 mV to change the diode current by a factor of 10.

$$\frac{I}{I_s} = e^{\frac{V}{V_T}} \qquad \lim_{\frac{1}{I_s}} = \frac{V}{V_T}$$

V= Y-lu Is


Cloo,  $\ln I = \ln I_s + \frac{V}{V_T}$ . Hence, when I is plotted vs. V on semi-log paper, a straight line with a slope of  $\frac{1}{V_T}$  results. The I-axis intercept is  $I_s$ , the naturation current.


a best straight line fit (dashed) can be drawn to characterize the actual (solid) diode curve. The two curves match very well over at least three to four decades of current.



G

### The Idealized Iransistor





$$d_R = inverse alpha$$
 $\cong 0.5 - 0.8$ 

$$\begin{cases} I_{c} = d_{F}I_{DE} - I_{DC} = d_{F}I_{ES}(e^{\frac{V_{BE}}{V_{T}}} - I) - I_{cS}(e^{\frac{V_{BC}}{V_{T}}} - I) \\ I_{E} = I_{DE} - d_{R}I_{DC} = I_{ES}(e^{\frac{V_{BE}}{V_{T}}} - I) - d_{R}I_{cS}(e^{\frac{V_{BC}}{V_{T}}} - I) \end{cases}$$

$$\begin{split} I_{B} &= I_{E} - I_{C} = \left(1 - d_{F}\right) I_{ES}\left(e^{\frac{V_{BE}}{V_{T}}} - 1\right) + \left(1 - d_{R}\right) I_{CS}\left(e^{\frac{V_{BC}}{V_{T}}} - 1\right) \; ; \quad V_{BC} &= V_{BE} - V_{CE} \\ d_{F} I_{ES} &= d_{R} I_{CS} = I_{S} \; \text{ typical values of } I_{S} = 10^{-15} \cdot 10^{-14} \; A \\ \beta_{F} &= \text{ forward beta} = \frac{d_{F}}{1 - d_{F}} \qquad \qquad \beta_{R} = \text{ inverse beta} = \frac{d_{R}}{1 - d_{R}} \\ \beta_{F} &= \begin{cases} 50 - 500 \; \text{NPN} \\ 10 - 100 \; \text{PNP} \end{cases} \qquad \qquad \beta_{R} = 1 - 5 \end{split}$$

$$_{-100}$$
 PNP  $\beta_{R} = 1-5$ 

$$\begin{cases} I_{B} = \frac{T_{S}e^{\frac{V_{BE}}{V_{T}}}}{\beta_{F}} \left(1 + \frac{\beta_{F}}{\beta_{R}}e^{-\frac{V_{CE}}{V_{T}}}\right) - I_{S}\left(\frac{1}{\beta_{F}} + \frac{1}{\beta_{R}}\right) \\ I_{C} = I_{S}e^{\frac{V_{BE}}{V_{T}}} \left(1 - \frac{1 + \beta_{R}}{\beta_{R}}e^{-\frac{V_{CE}}{V_{T}}}\right) + \frac{I_{S}}{\beta_{R}} \end{cases} \text{ exact eqs.}$$

$$\text{Assume } V_{CE} \ge 10V_{T} \quad (260\text{mV}) \quad \text{; then } \beta_{F} e^{-\frac{V_{CE}}{V_{T}}} \angle V_{AF}$$

assume  $V_{CE} \ge 10V_T$  (260mV); then  $\frac{\beta_E}{\beta_o} e^{-\frac{V_{CE}}{V_T}} \angle 1$ ,  $\frac{1+\beta_R}{\beta_c} e^{-\frac{V_{CE}}{V_T}} \angle 1$ 


$$\begin{cases}
I_{B} \cong \frac{I_{S}e^{\frac{V_{BE}}{V_{T}}}}{\beta_{E}} - I_{S}\left(\frac{1}{\beta_{E}} + \frac{1}{\beta_{R}}\right) \\
I_{C} \cong I_{S}e^{\frac{V_{AE}}{V_{T}}} + \frac{I_{S}}{\beta_{R}}
\end{cases}$$


assume further e 1 >> 1+ BE (thus excluding very small currents)

$$\begin{cases}
I_{B} \cong \frac{I_{S}e^{\frac{V_{T}}{V_{T}}}}{\beta_{F}} \\
I_{c} \cong I_{S}e^{\frac{V_{B}E}{V_{T}}}
\end{cases}$$

 $\begin{cases} I_{B} \cong \frac{I_{S}e^{\frac{1}{V_{T}}}}{\beta} \\ I_{c} \cong I_{S}e^{\frac{1}{V_{T}}} \end{cases} \text{ approx. eqs that will be used hence forther in the forward active region}$ 

## The Imput Characteristics







These characteristics are also temperature dependent: approx. - 2mV/°C at eon - stant I<sub>B</sub>.

### The Output Characteristics

## VBE held constant



 $I_c = I_s e^{\frac{V_{BE}}{V_T}}$  (forward active region)




### Ö

## L2: Small-Signal Equivalent Circuit


## Signal Notation

dc: upper-case symbol with upper-case subscript –  $I_B$ ,  $V_{ce}$  small signal: lower-case symbol with lower-case subscript –  $i_b$ ,  $V_{ce}$  total: upper-case symbol with lower-case subscript –  $I_b$ ,  $V_{ce}$ 



Imput Model

1. Graphical



### 2. Mathematical Model

In the forward active region  $I_b = \frac{I_s}{\beta} e^{\frac{V_{be}}{4}}$ . We also know that  $I_b = I_B + i_b$ .

Since  $V_{be} = V_{BE} + v_{be}$  and  $e^{x} \cong 1 + x$  for  $|x| \ll 1$ , we can write

$$I_{b} = \frac{I_{s}}{\beta} e^{\frac{V_{be} + V_{be}}{V_{T}}} = \frac{I_{s}}{\beta} e^{\frac{V_{be}}{V_{T}}} e^{\frac{V_{be}}{V_{T}}} \simeq \frac{I_{s} e^{\frac{V_{be}}{V_{T}}}}{\beta} (1 + \frac{V_{be}}{V_{T}}) \quad \text{for } |V_{be}| \ll 1.$$

Even for Vbe=10mV, the approx. value given by (1+ \frac{v\_{te}}{V\_{T}})=1+\frac{10}{26}=1.38 is within 6%. of the exact value given by e<sup>vr</sup>= e<sup>26</sup>=1.47. So for small signals, |vbel \le 10mV,

$$I_{b} = \frac{I_{s}e^{\frac{V_{BE}}{V_{T}}}}{\frac{\beta}{F}V_{T}} + \frac{U_{be}}{\frac{\beta}{F}V_{T}} = I_{B} + \frac{U_{be}}{\frac{\gamma_{tr}}{V_{b}}} \quad \text{where} \quad I_{B} = \frac{I_{s}e^{\frac{V_{BE}}{V_{T}}}}{\frac{\beta}{F}} \quad \text{and} \quad I_{\pi} = \frac{\frac{\beta}{F}V_{T}}{I_{s}e^{\frac{V_{BE}}{V_{T}}}} = \frac{V_{T}}{I_{B}}$$

What is 
$$r_{\text{IT}}$$
?

$$I_b = \frac{I_s}{\beta_F} e^{\frac{V_{be}}{V_T}}$$

$$\frac{dI_b}{dV_{be}} = \frac{I_s e^{\frac{V_b}{V_T}}}{\beta_F V_T} V_{be} = V_{BE}$$

$$\frac{dI_b}{dV_{be}} = \frac{I_s e^{\frac{V_b}{V_T}}}{\beta_F V_T} = \frac{I_B}{V_T} = \frac{1}{\gamma_{\text{IT}}}$$

$$V_{BE} V_{be}$$

ro Varies with operating point

at room Lemp.

$$\pi_{\Pi} = \frac{V_{T}}{I_{B}} = \frac{26 \times 10^{-3}}{I_{B}} \Omega = \frac{26 \times 10^{-3}}{I_{B,\mu A} \times 10^{-6}} \Omega$$


$$T_{\text{T}} = \frac{26 \times 10^3}{\text{I}_{\text{BuA}}} \Omega = \frac{26}{\text{I}_{\text{BuA}}} \text{K} \Omega$$


### 3. Circuit Model

dc model 
$$\begin{cases} I_{B} = \frac{I_{S}}{\beta} e^{\frac{V_{BE}}{V_{T}}} \\ V_{BE} = V_{T} \ln \frac{\beta}{I_{S}} I_{B} \\ I_{S} \end{cases} = I_{B} I_{B}$$

## Output Model

## 1. Graphical





### ω


### 2. <u>Mathematical</u> Model

A) In herms of changes in  $V_{be}$  and  $V_{ce}$   $\frac{\gamma_{m}}{\gamma_{m}} \text{ the forward active region } I_{c} = I_{s} e^{\frac{V_{be}}{V_{r}}} (1 + \frac{V_{ce}}{V_{A}}) = I_{c} + i_{c}$   $I_{c} = I_{s} e^{\frac{V_{be}}{V_{r}}} (1 + \frac{V_{ce} + v_{ce}}{V_{A}}) = I_{s} e^{\frac{V_{be}}{V_{r}}} e^{\frac{V_{be}}{V_{r}}} (1 + \frac{V_{ce}}{V_{A}})$   $\approx I_{s} e^{\frac{V_{be}}{V_{r}}} (1 + \frac{V_{be}}{V_{A}}) (1 + \frac{V_{ce}}{V_{A}} + \frac{V_{ce}}{V_{A}})$   $= I_{s} e^{\frac{V_{be}}{V_{r}}} (1 + \frac{V_{ce}}{V_{A}}) + I_{s} e^{\frac{V_{be}}{V_{r}}} (1 + \frac{V_{ce}}{V_{A}}) \frac{v_{be}}{V_{r}} + I_{s} e^{\frac{V_{be}}{V_{r}}} \frac{v_{be}}{V_{r}} \frac{v_{ce}}{V_{A}}$   $\approx I_{c} + q_{m} v_{be} + v_{ce} v_{ce}$   $= I_{s} e^{\frac{V_{be}}{V_{r}}} (1 + \frac{V_{ce}}{V_{A}}) + v_{ce} v_{ce} v_{ce}$   $= I_{c} + q_{m} v_{be} + v_{ce} v_{ce} v_{ce}$   $= I_{c} = I_{s} e^{\frac{V_{be}}{V_{r}}} (1 + \frac{V_{ce}}{V_{A}}) + v_{ce} v_{ce} v_{ce}$   $= I_{c} + q_{m} v_{be} + v_{ce} v_{ce} v_{ce}$   $= I_{c} = I_{s} e^{\frac{V_{be}}{V_{r}}} (1 + \frac{V_{ce}}{V_{A}}) + v_{ce} v_{ce} v_{ce}$   $= I_{c} + q_{m} v_{be} + v_{ce} v_{c$ 


What is qm?

Yf vce=0,

$$I_c = I_d + g_m v_{be}$$
 $v_{be}$ 
 $v_{be}$ 
 $v_{be}$ 



gm is the short-circuit (vce=0) transconductance



ro varies with operating point. The higher It the lower ro.

b) In terms of changes in  $I_b$  and  $V_{ce}$ In the forward active region  $I_c = \beta I_b (1 + \frac{V_{ce}}{V_A}) = I_c + i_c$   $I_c = \beta (I_B + i_b) (1 + \frac{V_{ce} + V_{ce}}{V_A}) = \beta I_B (1 + \frac{V_{ce}}{V_A}) + \beta I_B \frac{v_{ce}}{V_A} + \beta I_b (1 + \frac{V_{ce}}{V_A}) + \beta I_b \frac{v_{ce}}{V_A}$   $\cong I_c + \frac{v_{ce}}{v_o} + \beta' i_b \quad \text{where.} \quad I_c = \beta I_B (1 + \frac{V_{ce}}{V_A}), \quad r_o = \frac{V_A}{\beta I_B}, \quad \beta' = \beta (1 + \frac{V_{ce}}{V_A})$ Companies the a and breaths are see that  $I_c = I_c + g_a v_b + v_{ce} = I_d + v_{ce} + \beta' i_b$ 

Comparing the a and b results we see that  $I_c = I_c + g_m v_{be} + v_{ce} = I_c + v_{ce} + \beta i_b$ Hence  $\beta i_b = g_m v_{be}$ 

Since Vbe=ibrn, B=gmt





what is ro? (alternative definition)  $I_{c} = I_{c} + \frac{v_{ce}}{v_{o}}$   $I_{c} = I_{d} + \frac{v_{ce}}{v_{c}}$   $I_{e} = \frac{V_{A} + V_{CE}}{I_{c}}$   $I_{e} = \frac{V_{A} + V_{CE}}{I_{c}}$ 

It is worth repeating: To varies with operating point.

What is  $\beta'$ ?

If  $v_{ce} = 0$ ,  $I_c = I_d + \beta' i_b$   $i_c$ 






B' is the short-circuit (ve=0) current gain


Henceforth the symbol  $\beta$  will be used to designate  $\beta'$ .

Bé daes not depend on operating point. Bé does because constant Is lines are not parallel.

### Circuit Model

### The complete model






### Convention to be used for PNP transistor

### L3: The Common-Emitter Amplifier with Resistive Load

## Simplified analysis (Ignoring Early effect, i.e., ro=00)




This equation is not valid for very small currents because (eti-1) has been replaced by eti.

What is the small-signal gair?

Find the slope of the Vo Vs Vi curve.

Small-signal gair = 
$$\frac{dV_0}{dV_i} = A_v = -\frac{R_c I_s e^{\frac{V_i}{V_T}}}{V_T} = \frac{V_{cc-V_c}}{V_T}$$




How much  $\Delta V_i$  does it take to drive the output from 0.99 Vcc to 0.01 Vcc?

$$\begin{cases}
0.99 \, V_{cc} = V_{cc} - R_c \, I_s e^{\frac{V_i}{V_T}} \\
0.01 \, V_{cc} = V_{cc} - R_c \, I_s e^{\frac{V_i + \Delta V_i}{V_T}}
\end{cases}$$

$$\Delta V_i = V_c L_{s} e^{\frac{V_i}{V_T}}$$

$$\approx 120 \, \text{mV}$$

Independent of Vacand Ra, it takes 120mV.




7

### .....

### alternative Derivation of small-signal gain

Use the small-signal model




$$V_0 = -g_m v_i R_c$$

$$A_v = \frac{v_0}{v_i} = -g_m R_c = -\frac{I_c}{V_r} R_c$$


|Av|max occurs when I=I=I=max which occurs when the transistor is sat.

More exact analysis (Including the Early effect)



$$V_{o} = V_{cc} - R_{c}I_{c} = V_{cc} - R_{c}I_{s}e^{\frac{iV_{c}}{V_{c}}}(1 + \frac{V_{o}}{V_{A}})$$

$$V_{o} = V_{cc}\frac{1 - \frac{R_{c}I_{s}}{V_{cc}}e^{\frac{V_{c}}{V_{c}}}}{1 + \frac{R_{c}I_{s}}{V_{c}}e^{\frac{V_{c}}{V_{c}}}}V_{cesat} \leq V_{cesat} \leq V_{cesat}$$



ΔVi to drive Vo from 0.99 Vcc to 0.01 Vcc:


$$\Delta V_i = \sqrt{-\ln \left[ 99 \left( \frac{0.99 \, V_{cc} + V_A}{0.01 \, V_{cc} + V_A} \right) \right]}$$


For V<sub>cc</sub>=15V, V<sub>A</sub>=120V

$$A_{v} = \frac{dV_{o}}{dV_{i}} = -\frac{R_{c}I_{s}e^{\frac{V_{c}}{V_{T}}}}{V_{T}} \left[ \frac{1 + \frac{V_{cc}}{V_{A}}}{\left(1 + \frac{R_{c}I_{s}}{V_{A}}e^{\frac{V_{c}}{V_{T}}}\right)^{2}} \right]$$
Since  $R_{c}I_{s}e^{\frac{V_{c}}{V_{T}}}(1 + \frac{V_{o}}{V_{A}}) = V_{cc} - V_{o}$ , we obtain

$$A_{v} = -\frac{(V_{cc} - V_{o})(V_{A} + V_{o})}{V_{T}(V_{A} + V_{cc})}$$

The Av vs. Vo curve is a parabola with center at  $V_0 = \frac{V_0 - V_0}{2}$ . Therefore two cases are of interest: Vcc < 1/2 and Vcc > 1/2






Avlman occurs at sat.

Avimax occurs at Vac-VA

In either case |Av| is less than predicted by the tangent drawn to the parabola at Vo=Vac. This tangent represents the IAvI vs. Vo curve for VA=00. More gain is obtainable if Vac ≥VA.

## Alternative desirvation of gain using the small-signal model



$$v_0 = -g_m v_i \frac{r_0 R_c}{r_0 + R_c}$$

$$A_{v} = \frac{v_{o}}{v_{c}} = -\frac{q_{m} \frac{r_{o} R_{c}}{r_{o} + R_{c}}}{r_{o} + R_{c}}$$


operating point, use  $g_m = \frac{I_c}{V_T}$  and  $r_o = \frac{V_A + V_{CE}}{I_c} = \frac{V_A + V_{CC} - R_c I_c}{I_c}$  and obtain  $A_{v} = -\frac{I_{c}R_{c}(V_{A} + V_{cc} - I_{c}R_{c})}{V_{T}(V_{A} + V_{cc})} = -\frac{(V_{cc} - V_{o})(V_{A} + V_{o})}{V_{T}(V_{A} + V_{cc})}$  which agrees with previous result.

Example: What is the gain if  $V_{cc}=15V$  and  $V_{A}=120V$ ? Choose operating point to maximize the gain. Assume small-signal operation.

$$A_{v} = -\frac{(V_{cc} - V_o)(V_A + V_o)}{V_T(V_A + V_{cc})} = -\frac{(15 - V_o)(120 + V_o)}{0.026(120 + 15)} = \boxed{\frac{(15 - V_o)(120 + V_o)}{3.51}}$$

Since Vcc < VA, maximum gain occurs at sat. So, Vo=VcEsat ≅0  $A_v \simeq -\frac{15 \times 120}{3.51} = [-512.8]$  To achieve this gain, make  $I_a R_c \simeq 15 V$ . Note that the IcRc product (not the individual values of Reaud Ia) determines the gain, maximum or otherwise.

### The Common-Emitter Amplifier with Current-Source Load



For proper operation

Vc5 > VcE dat

Vo=(Vcc+IoRo)-RoIc=(Vcc+IoRo)-RoIse (1+Vo)

$$V_{0} = V_{cc} \frac{\left(1 + \frac{I_{0}R_{0}}{V_{cc}}\right) - \frac{I_{5}R_{0}}{V_{cc}}e^{\frac{V_{i}}{V_{T}}}}{1 + \frac{I_{5}R_{0}}{V_{A}}e^{\frac{V_{i}}{V_{T}}}}$$


or VcEsat < Vo < Vcc - Vcesat


To drive Vo from Vcc-Vcesat ≈ Vcc to Vcesat ≈ D
requires a  $\Delta V_i$  of  $\Delta V_i = V_T ln [1 + \frac{Vcc}{V_A})(1 + \frac{Vcc}{I_D R_D})$ 


For VCC=15V, VA=120V, To=100UA, Ro=1MIL, AVi = 6.7mV

If  $V_{cc}=15V$ ,  $I_{o}=100\mu A$ , and  $R_{o}=1M\Omega$ ,  $V_{cc}+I_{o}R_{o}=115V$ .

An effective power supply voltage of 115V is obtained using an actual power supply roltage of only 15V.








- 1. Onset of conduction is pretty much independent
- 2. The larger Rs, the more linear the Vo Vs Vi curve and the smaller the Vi incremental gain

### Current Source Drive




 $V_0 = V_{cc} - R_c I_c$ = Vcc- Re Ise 4 (1+ 1/4) But Ise = BIB=BIi  $V_0 = V_{cc} - R_c \beta Ii \left(1 + \frac{V_0}{V_A}\right)$ 

$$V_0 = V_{CC} \frac{1 - \frac{\beta_F R_C I_i}{V_{CC}}}{1 + \beta_F \frac{R_C I_i}{V_A}}$$

$$V_{CESOT} \leq V_0 \leq V_{CC}$$

For VA= 00 Vo Vs Ii curve is linear with slope - BRc.

### Demonstration: Common-emitter auplifier



### Vo vs Vi

- 1. Rs=0, Rc=1K Vary Vcc
- 2. Rs=0, Vcc=15V Change Rc from 1K to 51K
  - 3. Rc=1K, Vcc=15V Change Rs from 0 to 10K
- 4. Rs=0, Va=15V Current-source load

### L4: Comparison of distortion caused by current and voltage excitations

Assume 1. Voide = Vozde = Vode (adjust Ide and Vde to obtain this result)

2. Voiacm = Vozacm = Vom (adjust Im and Vm to obtain this result when output amplitude is small)


3. VA >> Vcc

Assumption 1 is satisfied if


Assumption 2 is satisfied if


 $\frac{\beta I_{dc} = I_{s} e^{\frac{V_{dc}}{V_{T}}} = I_{c}}{\beta I_{m} = I_{s} e^{\frac{V_{dc}}{V_{T}}} \frac{V_{m}}{V_{T}} = \frac{I_{c}}{V_{T}} V_{m} = g_{m} V_{m} \text{ which simplifies to } V_{m} = I_{m} r_{TT}$ 


Note that Asinx + asin2x



With this drawing in mind, we can now draw the Vos (current-source drive) and Voz (voltage-source drive) outputs for small and not so small peak to-peak swings








For the same peak-to-peak output swing, the current source drive produces less distortion.

#### Demostration: Distortion comparison




Q1 base is fed from a high resistance source (989 K 111.89 M); therefore drive approximates a current source. Q2 base is fed from a low resistance source (10.1211226-2112.27 K); therefore drive approximates a voltage source.

- 1. With Vi=0, adjust Vac around 14V to make Vo1=Vo2 ≈ 7.5V.
- 2. With Vi a small sine wave, Voi and Voz outputs show no noticeable distortion.
- 3. As Vi is increased in amplitude, the Voz output starts showing noticeable distortion.

### The Common-Base Cumplifier

For 
$$R_{s=0}$$
,  $V_{o} = V_{cc} - R_{c} I_{s} e^{V_{T}} \left(1 + \frac{V_{ce}}{V_{A}}\right) = V_{cc} - R_{c} I_{s} e^{-\frac{V_{c}}{V_{T}}} \left(1 + \frac{V_{o} - V_{c}}{V_{A}}\right)$ 



$$V_0 = \left[ \frac{1 - \frac{R_c I_s e^{-\frac{V_i}{V_r}} (V_A - V_i)}{V_A}}{1 + \frac{R_c I_s e^{-\frac{V_i}{V_r}}}{V_A}} \right] V_{cc}$$

for VcEsat-VB & Vol Vcc


### The Common-Collector amplifier

Vo = ReIe = Re
$$\frac{\beta+1}{\beta_F}$$
 Ic

 $V_0 = ReIe = Re\frac{\beta+1}{\beta_F}$  Ic

 $V_0 = \frac{\beta+1}{\beta_F}$  Re Is  $e^{\frac{V_0 - V_0}{V_A}}$  (1 +  $\frac{V_{CC} - V_0}{V_A}$ )

For  $P_0 = \frac{\beta+1}{\beta_F}$  Re Is  $e^{\frac{V_0 - V_0}{V_A}}$  for  $0 \le V_0 \le V_{CC} - V_{CESSEL}$ 




### General Analysis of Resistive Transistor Circuits

Transistor lircuits are analyzed with two specific objectives in mind:


- 1. To determine bias values that establish the a point
- 2. To calculate the small-signal gain about the a point

A typical transistor circuit can be represented by




N<sub>1</sub>, N<sub>2</sub>, and N<sub>3</sub> contain resistors and independent roltage and current sources. Note that feedback between the base, collector, and emitter leads are not considered here.

The first step in the analysis is to Simplify the given circuit by obtaining the Thévenin (or Norton) equivalent circuits facing the transistor between 1. base and ground 2. emiller and ground and 3. collector and ground. The result is:



Operating Point Calculation: Represent the transistor by the large signal model and use only the dc components of the three voltage sources.



Note that in the expression for IB and hence I everything is known except VBE. However, we know that for Si transistors operating in the forward active region VBE = 0.6-0.71. This small uncertainity does not have any significant effect in the determination of IB particularly when VBB+VEE >> VBE, which is the usual situation.

From the sum of voltages around the input loop offair

$$V_{BB}-I_{B}R_{B}-V_{BE}-I_{B}(I+\beta)R_{E}+V_{EE}=0$$


$$I_{B}=\frac{V_{BB}+V_{EE}-V_{BE}}{R_{B}+(I+\beta)R_{E}}, I_{C}=\beta I_{B}$$

The aim of biasing is to fix I such that it is practically independent of B of the transistor which may vary a lot from one transistor to another. This aim can be achieved if B+1≅B and (1+B)RE≫KB) in which ease Is becomes


$$I_{G} \cong \frac{V_{BB} + V_{EE} - V_{BE}}{R_{E}}$$
 Stated differently, if the voltage across RB

can be made negligible relative to the voltage across RE, then It is fixed by Y88, VEZ, and KE.

<u>Small-signal Response</u>: Represent the transistor by the small-signal model and use only the variational components of the three input voltage sources.




Equivalent circuit facing source  $v_z$ Suice  $i_e = i_b(1+\beta)$ , we obtain



Equivalent circuit facing source v,

From the input loop we obtain

 $V_1 = \lambda_b (R_B + r_{II}) + \lambda_b (I + \beta) R_E + V_2$ 



Equivalent circuit facing source v3 Since ic= Bib, we obtain


$$\frac{\lambda_{e} = \frac{\beta(v_{i} - v_{z})}{R_{B} + n_{T} + (1 + \beta)R_{E}}$$

$$\frac{\beta(v_{i} - v_{z})}{R_{B} + n_{T} + (1 + \beta)R_{e}}$$

$$\frac{\beta(v_{i} - v_{z})}{R_{B} + n_{T} + (1 + \beta)R_{e}}$$

Even with RE present, source vz in the callector has no influence on any of the currents.

### L5: Analysis of CE amplifier with Roand Reincluded (small signal)



ro assumed to be infinite

The input equivalent circuit is:  $v_i$  ↓  $r_{\pi}$  + (I+ $\beta$ ) $R_{E}$  Source  $v_i$  sees a high input resistance:


Load Re sees au infinite output resistance

The gain is: 
$$A_v = \frac{v_o}{v_i} = \frac{-\beta i_b R_c}{v_i} = \frac{\beta R_c}{R_B + r_T + (1+\beta) R_E}$$

The presence of RE reduces the gain (this is called emitter degeneration).

$$|A_V|_{max} = |A_V|_{R_B = R_E = 0} = + \frac{\beta R_c}{r_T} = + g_{max} R_c = \frac{I_{cl max}}{V_T} R_c = \frac{V_{cc}}{V_T}$$
 which occurs when Q is at the current gain  $\dot{\omega} = \frac{\dot{i}_c}{\dot{i}_b} = \beta$ 

## Unalysis of CB Amplifier with Ro and Reincluded (small signal)



# ro assumed to be infinite

The input equivalent circuit is: 
$$v_i$$

$$= \frac{R_E + \frac{i_e}{W}}{1+\beta}$$

Source  $v_i$  sees a  $\frac{l}{l}$ 

$$= \frac{R_B + r_{\pi}}{1+\beta}$$

input resistance:
$$R_E + \frac{R_B + r_{\pi}}{1+\beta}$$

Source vi sees a low  $R_E + \frac{R_B + r_{\pi}}{1 + B}$ 

The output equivalent circuit is: Bie


Load Re sees an She output resistance Load Rc sees an infinite

The voltage gain is: 
$$A_v = \frac{v_o}{v_i} = \frac{-\frac{\beta}{1+\beta}i_eR_c}{-i_e(R_E + \frac{R_B + v_{\pi}}{1+\beta})} = \frac{\beta R_c}{r_{\pi} + R_B + (1+\beta)R_E}$$

The source and base resistances reduce the gain.

$$|Av|_{mox} = |Av|_{RB=Re=0} = \frac{BR_c}{r\pi} = g_{m_{mox}}R_c = \frac{I_{d_{mox}}}{V_T}R_c \approx \frac{V_{cc}}{V_T}$$
 which occurs when Q is at the current gain is =  $\frac{ic}{ie} = \frac{B}{1+B}$ 

# analysis of CC amplifier with Ro and RE included (small signal)



# ro assumed to be infinite

The input equivalent circuit is:  $v_i 
ightharpoonup 
ightharpoonup 
input resistance: 
<math display="block">r_{\pi} + (I + \beta) R_E$ Source  $v_i$  sees a  $\frac{L}{r_{\pi}}$   $r_{\pi} + (I + \beta) R_E$ 

Source vi sees a high

The output equivalent circuit is: 

\[
\frac{\text{Ro+ViI}}{1+\text{B}} \text{Vo}}{\text{V}\_i} \]

The output equivalent circuit is: 
\[
\frac{\text{V}\_i}{\text{V}\_i} \text{V}\_i \text{V}\_i \text{V}\_i
\]


Load RE sees a low

The voltage gain is  $A_v = \frac{V_0}{V_i} = \frac{K_E}{R_E + \frac{R_B + 2\pi}{L_A}}$ 


The voltage gain is less than 1. If  $R_E \gg \frac{R_B + r_B}{1 + \beta}$  (the usual situation), then  $A_v \cong 1$ .

The current gain is 
$$\frac{ie}{ib} = 1+\beta$$

## Input equivalent circuit including the effect of ro (small signal)



To determine veg, calculate the open-circuit voltage voc at the input.




To determine Reg, let  $v_2=v_3=0$  and calculate resistance seen at input.

Use superposition to obtain

$$\frac{i_{b}}{r_{\pi} + \frac{R_{E}(r_{o} + R_{c})}{R_{E} + r_{o} + R_{c}}} - \beta i_{b} \frac{r_{o} \frac{R_{E}}{R_{E} + r_{\pi}}}{r_{o} + R_{c} + \frac{r_{\pi}R_{E}}{r_{\pi} + R_{E}}}$$

$$Reg = \frac{v}{i_{b}} = \frac{v_{o}[r_{\pi} + R_{E}(1 + \beta)] + r_{\pi}R_{E} + r_{\pi}R_{c} + R_{c}R_{E}}{R_{E} + R_{c} + r_{o}}$$


### Thévenin Input Equivalent Circuit (small signal)




#### Discussion:

The most significant effect of ro is that it provides coupling between output and input circuits. As a result changes in the collector circuit influence the base circuit. A voltage proportional to  $v_3$  is fed back as long as  $R_E \neq 0$ .


### Output equivalent circuit including the effect of ro (small signal)



To determine veg, calculate the open-circuit output voltage voc.



To determine Reg, let  $v_1 = v_2 = 0$ , and calculate resistance seen at output.



$$\dot{l}_{b} = \frac{v_{1} - v_{2}}{R_{B} + r_{\Pi} + R_{E}}$$

$$v_{oc} = v_{2} + \lambda_{b} R_{E} - \beta \dot{l}_{b} r_{o} = v_{a} + \frac{(v_{1} - v_{2})(R_{E} - \beta r_{o})}{R_{B} + r_{\Pi} + R_{E}}$$

$$v_{oc} = \frac{v_{2}(R_{B} + r_{\Pi} + \beta r_{o}) - v_{1}(\beta r_{o} - R_{E})}{R_{B} + r_{\Pi} + R_{E}} = v_{eq}$$


$$i_{b} = -i \frac{R_{E}}{R_{B} + r_{\pi} + R_{E}}$$

$$v = (i - \beta i_{b}) r_{o} + i \frac{R_{E} (R_{B} + r_{\pi})}{R_{E} + R_{B} + r_{\pi}} = i \frac{r_{o}(1 + \frac{\beta R_{E}}{R_{B} + r_{\pi} + R_{E}}) + \frac{R_{e}(R_{B} + r_{\pi})}{R_{E} + R_{O} + r_{\pi}}}{R_{E} + R_{O} + r_{\pi}}$$

$$R_{e} = r_{o} \left[ 1 + \frac{R_{E} (\beta + \frac{R_{B} + r_{\pi}}{r_{o}})}{R_{B} + r_{\pi} + R_{E}} \right]$$

#### w

### Thévenin and Norton Output Equivalent Circuits (small signal)



Thévenin Equivalent Circuit

Norton Equivalent Circuit

$$r_{0}\left[+\frac{R_{E}\left(\beta+\frac{R_{B}+r_{\Pi}}{r_{0}}\right)}{R_{B}+r_{\Pi}+R_{E}}\right]=R_{q}$$

$$\frac{V_{2}\left(\beta r_{0}+R_{B}+r_{\Pi}\right)-V_{1}\left(\beta r_{0}-R_{E}\right)}{R_{B}+r_{\Pi}+R_{E}}$$

$$\frac{v_{1}\beta\left(1-\frac{R_{E}}{\beta r_{o}}\right)-v_{2}\beta\left(1+\frac{R_{B}+z_{\pi}}{\beta r_{o}}\right)}{\left[R_{B}+z_{\pi}+\left(1+\beta\right)R_{E}\right]\left\{1+\frac{R_{E}\left(R_{B}+z_{\pi}\right)}{z_{o}\left[R_{B}+z_{\pi}+\left(1+\beta\right)R_{E}\right]}\right]}$$

$$=\frac{1}{2}$$

## Discussion of output equivalent circuit (small signal)

- 1. The output behaves like an ideal current source only when ro= 00. Can be used as a difference amplifier.
- 2. The output behavest <u>least</u>
  <u>like a current source</u>
  when R<sub>E</sub>=0. Cannot be used
  as a difference amplifier.
- 8. If RE «βro and Rotro (βro, )
  the output equivalent circuit
  to an excellent approximation is:)


Further increase in output resistance results if RB is kept low. In particular, for RB+rT KRE, the circuit simplifies to:

$$\frac{\beta(v_1-v_2)}{R_{B}+n_{\Pi}+(1+\beta)R_{E}}$$

$$\frac{\beta \left[ v_{1} - v_{2} \left( 1 + \frac{R_{B} + r_{11}}{\beta r_{0}} \right) \right]}{R_{B} + r_{11}} \left[ \sum_{n=1}^{\infty} r_{n} \right]$$

$$\frac{\beta (v_1 - v_2)}{R_{B} + n_{\Pi} + (1 + \beta)R_{E}} = \begin{cases} r_0 \left(1 + \frac{\beta R_{E}}{R_{B} + n_{\Pi} + R_{E}}\right) \end{cases}$$

### L6: Output equivalent circuit for current-source excitation (small signal)




If the current-source excitation is ideal, i.e. <u>PB=∞</u>, ieg and Req can be simplified to

$$ieq = \frac{ii\beta(1 - \frac{RE}{\beta r_o})}{1 + \frac{RE}{r_o}}$$

$$Req = r_o(1 + \frac{RE}{r_o})$$

### Composite Transistors: CC-CC and CC-CE pairs

Consider the five terminal composite transistor circuit shown. Two of the terminals, I and 2, are committed; I is connected to Vec and 2 to I BIAS. The remaining three terminals, B, C, and E are free.



Assume the input is between the base B and ground.


If the output is taken between collector C and ground, a CC-CE composite pair results.

If the output is taken between emitter E and ground, a CC-CC composite pair results.


Problem: Determine the small-signal equivalent circuit of the composite pair.

### Solution:


Represent the transistors with their small-signal equivalent circuits and offair ->



Part of the circuit is redrawn here for simplification.



The Thévenin equivalent circuit to the left of the arrow is




rn, and ro, are fixed by operating point (quiescent) values:

$$\chi_{\Pi_{i}} = \frac{V_{T}}{I_{Bi}} = \frac{V_{T}}{I_{Ci}} / \beta_{i} = \beta_{i} \frac{V_{T}}{I_{Ci}}$$

$$\chi_{Oi} = \frac{V_{A} + V_{CEI}}{I_{Ci}}$$

Comparing rm with ros, we see that


Consequently, the Thevenin equivalent-circuit representation simplifies to the original input circuit with rowleft out.




Vbe= ibirm + ibirm

But  $(1+\beta_i)i_{b_1}=i_{b_2}$ Therefore,  $V_{be}=i_{b_1}\left[r\pi_1+(1+\beta_i)r\pi_2\right]$ 

This result suggests that as far as the B,E,C terminals are concerned, the composite transistor circuit can be replaced with a single transistor represented by




Because roz is related to roi,  $r_{\rm TT}$  can be simplified further. For this, we must first establish the relationship between the quiescent base currents.



$$\frac{I_{B2}}{I_{B1}} = (1 + \beta) - \frac{I_{B1AS}}{I_{B1}}$$


$$7\pi I = \frac{V_T}{TBI} \qquad 7\pi I = \frac{V_T}{TB2} \qquad \frac{2\pi I_2}{2\pi I_1} = \frac{T_{B1}}{TB2}$$



Find the impedance seen by the roltage source and the overall voltage gair. assure ro=00.

#### Solution:

Replace the composite) transistor with its equivalent and obtain



The rm and B of Q are given by B=(1+B,)B2 スルニスル+(1+月)2m2


Since IBIAS=0, IB2=(1+B) IBI and have the = 2 11/1+B. the resulting ru = 2 rui

Since VCE2=VCEI+VBE2 = VCEI, the two B's are the same

resulting in 
$$\beta = (1+\beta)\beta = \beta^2$$
.  
Source  $\sigma_i$  sees | The equivalent  $\beta$  circuit facility  $\beta$ 


= Rs + 22111 + (1+13) RE

The equivalent circuit facing vic



The gain is 
$$Av = \frac{R_E}{R_E + \frac{R_S + \Delta 2\pi i}{1 + \beta_1^2}}$$

### The Cascode (CE-CB) Amplifier



To prevent Q1 from sat.


Volc > Vbez + VcErsat

To prevent Q2 from sat.

Vo > Vdc-Vbez+VcEzsat

Vce1

### Small-signal analysis



# The CE amplifier portion of the circuit

$$v_i$$
 $v_i$ 
 $v_i$ 

### The CB Amplifier portion of the circuit

$$\frac{Q_{2}}{-q_{m_{1}}r_{01}v_{i}} = \frac{Q_{2}}{-q_{m_{1}}r_{01}v_{i}} = \frac{Q_{2}}{-q_{2}} = \frac{Q_$$

Now assume  $V_A >> V_{CEI}$  and  $V_{CE2}$ . This means that  $\beta = \beta (1 + \frac{V_{CE}}{V_A}) \cong \beta$ . Also we see that  $I_{c_1} \cong I_{c_2}$ . It follows that  $r_{\pi_1 = r_{\pi_2} = r_{\pi_1}}$ ,  $g_{m_1} = g_{m_2} = g_{m_1}$ ,  $r_{o_1} = r_{o_2} = r_{o_3}$ ,  $\beta = \beta = \beta$ .


$$ieq = V_i \left[ \frac{g_m r_0 \beta_F}{r_m + (1 + \beta_F) r_0} \right] \left[ \frac{1 + \frac{r_m}{\beta_F r_0}}{1 + \frac{r_m}{r_m + (1 + \beta_F) r_0}} \right]$$

Req = 
$$r_o \left[ 1 + \frac{r_o \left( \beta + \frac{r_m}{r_o} \right)}{r_m + r_o} \right]$$

We can simplify these results further by assuming β+1=β and rπ


 A constitution of the latter approximation of the latter approximat

### Summary of the results of the Cascode Amplifier




Large-signal characteristics

### Small-signal characteristics



Ic becomes
negative when
the base-tocollector junc\_
tion, becomes
forward biased




### Demonstration

Comparison of single transistor output characteristics with the cascode circuit using the curve tracer.

Use Ib as a parameter and display the Ic vs he curves. Vary Nac to show its effect.

### L7: Power supply sensitivity of bias circuits

Given Is=3,305×10<sup>-14</sup> A aud β=210. Calculate Voi aud Voz. assume VA=∞.



### Base-current controlled bias

$$I_{B1} = \frac{I_{Se}}{\beta} \frac{V_{BEI}}{V_{T}} = \frac{V_{cc} - V_{BEI}}{R_{BI}}$$

$$\frac{15 - V_{BEI}}{2 \times 10^{6}} = \frac{3.305 \times 10^{-14} e^{\frac{V_{BEI}}{26 \times 10^{-8}}}}{210}$$

Solve by trial and error for VBEI.

$$I_{CI} = \beta I_{BI} = \beta \left( \frac{V_{CC} - V_{BEI}}{R_{BI}} \right) = 210 \left( \frac{15 - 0.638}{2 \times 10^6} \right)$$

Base-voltage controlled bios

$$\frac{10.1211225.72 = R_{B2}}{15\frac{10}{10+225}} = 0.638V \quad \frac{1}{1362}$$


Since RB2 < 10 sz, the voltage across it is negligible. Consequently

Both circuits have the same operating point.

4/

### Now suppose Vcc changes from 15V to 15.423V

Calculate the new operating points:



$$\frac{15.423 - VBEI}{2\times10^6} = \frac{3.305\times10^{-14}}{200} e^{\frac{V_{BEI}}{26\times10^{-3}}}$$


Solve for VBEI by trial and error.

$$V_{BE1} = 0.639 V$$

There is only ImV change in VBEI.

$$I_{c1} = \beta I_{B1} = 210 \frac{15.423 - 0.639}{2 \times 106} = 1.55 \text{ mA}$$

There is very little change in operating point voltage and current.




VBEZ = 0.656 V

There is 656-638 = 18mV change in base-to-emitter voltage. Therefore, the new Icz will be  $Te2 = 2 \times 1.5 = 3mA$   $Vo2 = 15.423 - 3 \times 5 = 0.423V$ The transistor  $Q_2$  is near sat.


Make VBE as independent of supply voltage as possible.

### Demonstration: Power Supply Sensitivity



- 1. adjust Vcc around 15V until Vo1=Vo2 ≈ 7.5V.
- 2. Change Vcc slightly (about 0.5 V) to drive Voz to saturation while Vo, changes only slightly.

#### Fixed base current bias



$$I_{B} = \frac{V_{CC} - V_{BE}}{R_{B}} \Big|_{V_{CC} \gg V_{BE}} \cong \frac{V_{CC}}{R_{B}}$$

The base current is fixed. However,  $I_4 = \beta I_B \cong \beta \frac{V_{CC}}{R_B}$ 

The collector current depends
on the B of the transistor.


from wafer to wafer (50-500)

B varies with temp. (25% for AT=25°C)

with Vc (Early effect)

Callector operating point <u>cannot</u> be fixed.

# <u>Using</u> two power supplies



The collector current and hence the output operating point is fixed. If the input signal (not shown) has no dc component, it can be inserted in series with the base. (Otherwise, use RC input coupling.)

### Fixed-callector-current bias using one power supply

$$R_{1} = R_{1} \parallel R_{2}$$

$$R_{2} = R_{1} \parallel R_{2}$$

$$R_{3} = R_{1} \parallel R_{2}$$

$$R_{4} = R_{1} \parallel R_{2}$$

$$R_{5} = R_{6} = R_{1} \parallel R_{2}$$

$$R_{6} = R_{1} \parallel R_{2}$$

$$R_{6} = R_{1} \parallel R_{2}$$

Since Id=BIB, this equation can be written as

$$V_{CC} \frac{R^2}{R_1 + R_2} = I_B \left[ R_{II} + R_E (1 + \beta) \right] + V_{BE}$$


$$I_{B} = \frac{V_{CC} \frac{R_{2}}{R_{1}+R_{2}} - V_{BE}}{R_{11} + (1+\beta)R_{E}} \quad \text{which for } R_{11} \angle (1+\beta)R_{E}$$
(make  $R_{11} \angle 10R_{E}$ )

becomes  $I_B \cong \frac{V_{CC} \frac{P_2}{R_1 + R_2} - V_{BE}}{(1+\beta) P_E}$ 

$$T_{c} = \beta T_{B} \approx \frac{\beta}{1+\beta} \frac{V_{cc} \frac{R_{2}}{R_{1}+R_{2}} - V_{BE}}{R_{E}} \approx \frac{V_{cc} \frac{R_{2}}{R_{1}+R_{2}} - V_{BE}}{R_{E}}$$
which

for 
$$V_{CC} \frac{P_2}{R_1 + R_2} \gg V_{BE}$$
 becomes  $I_{C} = \frac{V_{CC} R_2}{R_E (R_1 + R_2)}$ 

is fixed, i.e., made independent of the transistor. The presence of RE, however, reduces the signal gain unless it is bypassed with a capacitor. Also an input coupling capacitor is required.




For biasing IC's, this biasing scheme is undesireable because

- 1. It uses 3 resistors, two of which (P, and Pz) are large
- 2. Requires capacitors, one of which (CE) is large.

#### 52

## Fixing the collector current by other methods



$$V_{CC} = (I_C + I_B)R_C + I_BR_f + V_{BE}$$

$$= (I_C + I_C)R_C + I_C R_f + V_{BE}$$


$$= (I_C + I_C)R_C + I_C R_f + V_{BE}$$


$$I_C = \frac{V_{CC} - V_{BE}}{(I + I_C)R_C + R_C R_F}$$

The B dependence of Iq can be minimized by making Rf KR. Too small of an Rf, however, reduces the signal gain.

### Biasing schemes using current sources


Circuits that fix the collector or emitter current.






### Fixing the collector-to-emitter valtages

Calculate the collector-to-emitter voltages and the collector currents for the circuit shown. Assume the transistor B's are sufficulty high, and therefore the base currents can be neglected relative to the other currents. The input Vi does not affect the operating points.




Solution: Redraw the circuit with  $V_i = 0$ . Starting out with  $V_{BEI}$ , calculate all the significant currents and voltages with respect to ground.



#### Example:

For the circuit shown determine  $I_{C1}, I_{C2}, V_{CEI}, and V_{CE2}. I_S = 10^{-15}A$ .



From the results of the previous page,  $I_{Cl} \simeq \frac{V_{CC} - \left[V_{BEI}(I + \frac{R_2}{R_1}) + V_{BE2}\right]}{R_C} = \frac{I_5 - I_3 V_{BEI} - V_{BE2}}{I_0}$   $I_{Cl} \simeq V_{BEI} \left(\frac{1}{R_1} + \frac{1 + \frac{R_2}{R_1}}{R_L}\right) = \frac{I.4 V_{BEI}}{I.4 V_{BEI}}$ To start the <u>trial and error</u> solution of the problem, assume  $V_{BEI} = V_{BE2} = 0.6 V$ . Then,  $I_{Cl} = 0.660 \text{ mA}$ ,  $I_{Cl} = 0.840 \text{ mA}$ Using these first trial values of  $I_{Cl}$ 's, calculate more accurate estimates of  $V_{BES}$  using  $V_{BEI} = V_T \ln \frac{I_{Cl}}{I_C} = 26 \ln 10 \frac{I_{Cl}}{I_C}$ 

The results are  $V_{\rm BEI}=707.6 \,\mathrm{mV}$ ,  $V_{\rm BE2}=713.9 \,\mathrm{mV}$  With these better estimates of  $V_{\rm BE}$ 's, calculate the new  $I_{\rm G}$ 's.  $I_{\rm GI}=0.509 \,\mathrm{mA} \quad , \quad I_{\rm G2}=0.991 \,\mathrm{mA}$  Using these more accurate values of  $I_{\rm G}$ 's, calculate the new  $V_{\rm BE}$ 's.

VBE1=700.9mV , VBE2=718.2mV

One more iteration gives

Id=0.517mA, Id=0.981mA

VBE1=701.3 mV, VBE2=718.0 mV

Note that the last set of VBE values are hardly different from the previous set; hence no further iteration is necessary. The resulting VCE's are

 $V_{CE1} = V_{CC} - I_{G1}R_{c} = 9.83V$   $V_{CE2} = V_{CC} - V_{BE1}(1 + \frac{R_{2}}{R_{1}}) = 5.88V$ 

Now suppose Vcc is changed from 15 to 20V. What are the new Ic's, VcE's, and VBE'S?


Starting with VBEI = VBEZ = 0.7V, after three iterations, we obtain

VAEI=718.3 mV , VBE2=718.6 mV Id1=0.994 mA, Id2=1.007 mA VCE1=10.06V , VCE2=10.66 V

As Vcc changes from 15 to 20V, VcE1 changes from 9.83 to 10.06V.

# FUNDAMENTALS & APPLICATIONS OF ANALOG INTEGRATED CIRCUITS

PART I LOW FREQUENCY ANALYSIS & DESIGN



Study Guide for


MODULE B
Current Sources & Applications




Colorado State University Engineering Renewal & Renewal & Growth Program

### L8: DC CURRENT SOURCES

#### The ideal current source






In an ideal current source,

the current is independent

of the voltage across the source

I

### The actual current source



The larger Ro, the better the current source.


# Measurement of output characteristics

1. CS V R


For each setting of RL measure (I, V) and plot.

2. CS V

For each setting of V measure (I,V) and plot.




An elementary current source using a voltage source and a resistor





Current through load, I, "does not depend" on R.

Example 1: Design a current source with Io=100 uh and Ro > 100 K. 100 K




Example 2: Design a current source with Io=100 µ A and Ro > 10 M. D.






#### A better current source (uses three resistors two of which are not small)



Current Sources using two power supplies



$$-V_{BE} = (I_B + I_L)R_E - V_{EE} \qquad I_B = \frac{V_{EE} - V_{BE}}{R_E} - I_L$$

$$V_{CS} = (I_L - \beta I_B) r_o - V_{BE} = I_L r_o - \beta r_o \left( \frac{V_{EE} - V_{BE}}{P} - I_L \right) - V_{BE}$$

$$I_{L} = \frac{V_{cs}}{v_{o}(H\beta_{F})} + \left[ \frac{\beta_{F}}{1+\beta_{F}} \left( \frac{V_{EE} - V_{BE} \left( 1 - \frac{R_{E}}{\beta_{F}} v_{o} \right)}{R_{E}} \right) \right]$$

$$\frac{\beta_{F}}{1+\beta_{F}} \left[ \frac{V_{EE} - V_{BE} \left(1 - \frac{\rho_{E}}{\beta_{F}} \gamma_{O}\right)}{R_{E}} \right] \underbrace{V_{E}}_{r_{O}} \underbrace{V_{E}}_{r_{C}} \underbrace{V_{E}}_$$

Note: actual output resistance will be lower because VBE is not constant.

Similarly

Vec

R

VEC

L

VEC

-VEE

$$\frac{-\sum_{k=1}^{\infty} I_{k}}{\sum_{k=1}^{\infty} I_{k}} = \sum_{k=1}^{\infty} I_{k} I_{k}$$


$$\frac{-\sum_{k=1}^{\infty} I_{k}}{\sum_{k=1}^{\infty} I_{k}} = \sum_{k=1}^{\infty} I_{k} I_{k}$$

$$\frac{-\sum_{k=1}^{\infty} I_{k}}{\sum_{k=1}^{\infty} I_{k}} = \sum_{k=1}^{\infty} I_{k} I_{k}$$

$$\frac{-\sum_{k=1}^{\infty} I_{k}}{\sum_{k=1}^{\infty} I_{k}} = \sum_{k=1}^{\infty} I_{k}$$

$$\frac{-\sum_{k=1}^{\infty} I_{k}}{\sum_{k=1}^{\infty} I_{k}}$$

# A simple current source for IC's using one Power supply



Quicle but approx. analysis

If we neglect IBI+IB2 relative to Ici, we see that

I<sub>CI</sub> = 
$$\frac{V_{CC} - V_{BE}}{R}$$

So, Ici is fixed. Because of the strong negative feedback on QI (collector tied to base), Ici is highly stabilized.

The collector current in a transsistor is given by  $I_c = I_S e^{\frac{V_BE}{V_A}} (1 + \frac{V_{CE}}{V_A})$ 

In an IC, Q1 and Q2 are closely matched, i.e., their saturation currents are practically the same:  $I_{S1} \cong I_{S2} = I_S$ . Furthermore Q1 and Q2 are practically at the same temperature. [In discrete transistors I's differ quite a lot, and it is difficult to put Q1 and Q2 in exactly the same temperature environment.]

If now we assume 1) identical hausistors  $(I_{SI}=I_{S2}=I_S)$ ,  $(V_{AI}=V_{A2}=V_A)$  2)  $V_A=\infty$  and note that  $V_{BEI}=V_{BE2}=V_{BE}$ , we can at one write

So the output current of the CS (current source) is solely determined by Vcc, VBE, and R.

But what is VBE? Roughly speaking VBE is some number between 0.6 and 0.7 V. If desired, an accurate determination of VBE can be

What if the two base currents are not negligible? (This situation arises particularly when PNP transistors with low B are used and the temperature may varte a lot.) In that case the current through

R would be  $I_{c_1} + (I_{B1} + I_{B2}) = I_{c_1} + 2I_{B1} = I_{c_1} \left(1 + 2\frac{I_{B1}}{I_{c_1}}\right) = I_{c_1} \left(1 + \frac{2}{\beta_F}\right)$ . Hence,  $V_{cc} - V_{BE} = I_{c_1} \left(1 + \frac{2}{\beta_F}\right)$ .

$$I_{c2} = I_{c1} = \left(\frac{V_{cc} - V_{BE}}{R}\right) \left(\frac{1}{1 + \frac{2}{\beta}}\right)$$

If this  $\beta$  dependence of the output current is objectionable, He another transistor, Q3, can be used to supply the two base currents as shown in the following circuit.

First, we determine VBE3.

 $I_{c3} \cong I_{e3} = I_{B_1} + I_{B2} = 2I_{B_1} = \frac{2I_{C1}}{\beta_F} \Big|_{\beta = 100} = \frac{2I_{C1}}{100}$ 

Suice it takes 18 mV in VBE to double the collector current and-120 mV to reduce it by two orders of magnitude, we can write

 $V_{BE3} = V_{BE1} + 18 \text{ mV} - 120 \text{ mV} = V_{BE1} + 102 \text{ mV} \cong V_{BE1}$ Hence  $\frac{V_{CC} - 2V_{BE}}{R} = I_{C1} + I_{B3} = I_{C1} + \frac{2I_{B1}}{1 + \beta} = I_{C1} \left(1 + \frac{2/\beta_F}{1 + \beta_F}\right)$   $I_{C1} = I_{C1} + \frac{2I_{B1}}{1 + \beta_F} = I_{C1} \left(1 + \frac{2/\beta_F}{1 + \beta_F}\right)$   $I_{C2} = I_{C1} + \frac{2I_{B1}}{1 + \beta_F} = I_{C1} \left(1 + \frac{2/\beta_F}{1 + \beta_F}\right)$ 


$$I_{c2} = I_{c1} = \left(\frac{V_{cc-2}V_{\beta E}}{R}\right) \left(\frac{1}{1 + \frac{2}{\beta + \beta^2}}\right)$$

reduced Bedependence of Icz.

61

# Output equivalent circuit


More accurate analysis that includes V.



$$\frac{V_{cc-}V_{BE}}{R} = I_{c1} + I_{B1} + I_{B2} = I_{c1} + \frac{2I_{3}e^{\frac{V_{BE}}{V_{T}}}}{\beta_{E}}$$

Hence, 
$$I_{c2} = \frac{(V_{CC} - V_{BE})/R}{1 + \frac{V_{AE}}{V_A} + \frac{2}{\beta_F}} + \frac{V_{CE2}}{20}$$

The output equivalent circuit is:



For Vcc≫VBE, VA≫VBE, and B>>2, this equivalent circuit can be approx.


The resulting open-ctreuit voltage is Vac = - Vac 10 = - In 10 = - In 1/A = - VA

Hence, the approx. Thévenin output équivalent circuit is

Thus, this CS can be realized equivalently if a weltage source of value VA were available. The CSuses only Vac.

#### .

#### L9: Obtaining two or more equal current sources



$$I_{R} = \frac{V_{cc} - V_{BE}}{R} = I_{c} + (n+1)I_{B} = I_{c} + (n+1)\frac{I_{c}}{R}$$


$$I_{c} = \frac{(V_{cc} - V_{BE})/R}{1 + \frac{n+1}{R}}$$

$$I_{c} = I_{s}e^{\frac{V_{BE}}{V_{f}}}(1 + \frac{V_{BE}}{V_{A}})$$

$$I_{c} = \frac{1}{1 + \frac{V_{cEi}}{V_{A}}}$$


$$V_{BE}$$

Since all bases are connected together and all emitters are grounded, the circuit can be redrawn as




#### Mismatches in current sources

A circuit for obtaining two identical current sources is given below.



If QI is perfectly matched to Q2 and  $V_{CEI}=V_{CE2}$ , then  $I_1=I_2$ . However, <u>even</u> under the best of circumstances, <u>QI and Q2 are not identical</u>. Their saturation currents (Is) will be slightly different. [Their  $d_F$ 's will differ slightly too. (Recall that  $I_c=d_FI_E=\frac{\beta_E}{1+\beta_F}I_E$ .)] Consequently  $I_a$  will not exactly equal to  $I_i$ .

A better current match is obtained if resistors are inserted in the emitter leads. The slightly modified circuit is



Sources that are to be matched

I'will differ from I, i.e.,  $I=I+\Delta I$ , because  $\begin{cases} I_s'=I_s+\Delta I_s \\ d_F'=d_F+\Delta d_F \end{cases}$   $\begin{cases} R'=R+\Delta R \end{cases}$ 

To calculate DI, we proceed as follows:  $V_{BE} = V_{BEI} + V_R = V_{BE2} + V_{R'}$ 

But 
$$V_{BEI} = V_{T} ln(\frac{I}{I_{S}})$$
,  $V_{BEZ} = V_{T} ln(\frac{I}{I_{S}})$   
and  $V_{R} = \overline{J}_{R}R$ ,  $V_{R'} = \overline{J}_{L'}'R'$ . Hence

$$V_{T} ln(\frac{I}{I_{S}}) + \overline{J}_{L}R = V_{T} ln(\frac{I}{I_{S}}') + \overline{J}_{L'}'R'$$

$$= V_{T} ln(\frac{I+\Delta I}{I_{S}+\Delta I_{S}}) + (\frac{I+\Delta I}{\Delta I_{E}+\Delta \Delta I_{E}})(R+\Delta R)$$
Rearranging, we obtain
$$V_{T} ln(\frac{I}{I_{S}})(\frac{I_{S}+\Delta I_{S}}{I+\Delta I}) = (\frac{I+\Delta I}{\Delta I_{E}+\Delta \Delta I_{E}})(R+\Delta R) - \overline{J}_{R}R$$

$$V_{T} ln(\frac{I+\Delta I_{S}}{I_{S}}) = \overline{I}_{R}R(\frac{I+\Delta I_{E}}{I+\Delta \Delta I_{E}})(I+\Delta R) - \overline{I}_{R}R$$

$$V_{T} ln(I+\Delta I_{S}) - V_{T} ln(I+\Delta I_{E})$$

$$= \overline{I}_{R}R(\frac{\Delta R}{R} + \Delta I_{E}) - \Delta J_{E}R + \Delta I_{E}R$$

$$= \overline{I}_{R}R(\frac{\Delta R}{R} + \Delta I_{E}) - \Delta J_{E}R$$

$$= \overline{I}_{R}R(\frac{\Delta R}{R} + \Delta I_{E}) - \Delta J_{E}R$$

$$= \overline{I}_{R}R(\frac{\Delta R}{R} + \Delta I_{E}) - \Delta J_{E}R$$

$$= \overline{I}_{R}R(\frac{\Delta R}{R} + \Delta I_{E}) - \Delta J_{E}R$$

Using the approximations  $\ln(1+x) \cong x$  and  $\frac{1}{1+x} \cong 1-x$  for 1x1 small and neglecting second-order effects, we obtain

$$V_{T}(\frac{\Delta I_{S}}{I_{S}} - \frac{\Delta I}{I}) \cong \frac{IR}{d_{F}}(\frac{\Delta R}{R} + \frac{\Delta I}{I} - \frac{\Delta d_{F}}{d_{F}})$$
Since  $\frac{I}{V_{T}} = g_{m}$ , this result can be written as

$$\frac{\Delta I}{I} = \left(\frac{1}{1 + \frac{g_m R}{d_F}}\right) \frac{\Delta I_s}{I_s} + \left(\frac{\frac{g_m R}{d_F}}{1 + \frac{g_m R}{d_F}}\right) \frac{\Delta R}{R} - \left(\frac{\frac{g_m R}{d_F}}{1 + \frac{g_m R}{d_F}}\right) \frac{\Delta d_F}{d_F}$$

Typical mismatches are \\ \pm 2% to \pm 0.1% for \textit{ALS}{\textit{T}\_S} \\
\pm 2% to \pm 0.1% for \textit{AP}{\textit{R}} \\
\pm 0.1% NPN, \pm 1% PNP for \textit{AdF}{\textit{A}\_F}

Case 1: gm R << 1 (special case: R=0)  $\Delta I \simeq \Delta I_s$ | Case 1: gm R << 1 (special case: R=0)

All  $\simeq \Delta I_s$ | Case 1: R=0

All  $\simeq \Delta I_s$ | Case 1: R=0

| Case 1: R=0
| Case 1: R=0
| Case 1: R=0
| Case 1: R=0
| Case 1: R=0
| Case 1: R=0
| Case 1: R=0
| Case 1: R=0
| Case 1: R=0
| Case 1: R=0
| Case 1: R=0
| Case 1: R=0
| Case 1: R=0
| Case 1: R=0
| Case 1: R=0
| Case 1: R=0
| Case 1: R=0
| Case 1: R=0
| Case 1: R=0
| Case 1: R=0
| Case 1: R=0
| Case 1: R=0
| Case 1: R=0
| Case 1: R=0
| Case 1: R=0
| Case 1: R=


Case 2: gmR>1


AI ~ AR - Adf

R determine primarily mismatches in the CS's.

Since  $\frac{\Delta R}{R} - \frac{\Delta dF}{J_F}$  is generally less than  $\frac{\Delta I_S}{I_S}$ , adding emitter resistors and making  $\frac{\Delta I_S}{I_S}$ , adding emitter resistors and making  $\frac{\Delta I_S}{I_S}$ , result in better current equalization.

# Current sources driving grounded loads






\* PNP transistors (particularly lateral PNP's) do not have high B's. As a result, the base currents may not be negligible. If squise the more accurate values given on p62.


#### σ


## Obtaining inequal currents

#### 1. Use parallel connections




2. Use imequal emitter areas






3. Use emitter resistors



## Designing a 10 uA current source

#### 1. Use basic circuit



Assume  $I_{SI} = I_{SZ} = I_S$  and  $V_A = \infty$ . Further assume that the base currents are negligible.  $V_{BE} = V_T \ln \frac{I_{CI}}{I_S} = 26 \ln \frac{10 \times 10^{-6}}{I_S}$ 

Assume Is is such that  $V_{BE} = 600 \text{ mV}$ . Then  $R = \frac{10 - 0.6}{10 \mu \text{A}} = \boxed{940 \text{K}}$ 


This is too costly a solution because of the large die area required for 940 K.

2. Make emitter areas of Q1 and Q2 in the ratio of 10:1. This will require  $I_{51} = 10I_{52} = 10I_5$ . Since  $I_{c1} = I_{51}e^{\frac{V_{35}}{4}}$  and  $I_{c2} = I_{52}e^{\frac{V_{35}}{4}}$ , we have

$$I_{c_1} = I_{c_2} \left( \frac{I_{s_1}}{I_{s_2}} \right) = 10 \mu A (10) = 100 \mu A$$

Suice both Ici and Isi have gone up by a factor of 10, VBE stays the same, i.e., 0.6V.

3. add a resistor in the emitter of Qz



To keep to size of R down, make I a large, noy Im A. Since To is 100 x larger than previously, VBEI will be 120mV ligher, i.e., VBEI = 720mV.

$$R = \frac{10 - 0.72}{1mA} = \frac{9.28 \text{K}}{1}$$

Suice Icz is still the same,  $V_{BE2} = 600 \text{ mV}$ .


Hence  $V_{RE} = V_{BE1} - V_{BE2} = 720 - 600 = 120 \text{ mV}$ .

But  $V_{RE} = 10 \mu \text{A} \text{RE}$ . Hence  $R_{E} = 120 \text{ mV}/10 \mu \text{A} = 12 \text{K}$ .

Total resistance of circuit = 9.28 K+12 K=21.28 K.

Total die area required is quite reasonable.

#### The Widlar current source



VCE25at-VBEZ+VBEZ & VCS & VCC

Assume VASSVBE and neglect the base currents By inspection we see that

$$I_{c_1} = I_{R} = \frac{V_{cc} - V_{RE1}}{R}$$

We can assume a VBEI, say 0.6V, and use the above equation to determine Ici. Using this Ici, a more accurate determination of VBEI can be made as follows:

Note that Q2 has no effect on the VBEI determination because IBZ has been neglected.

Assuming I = 2 = I cz, we see that

VBEI = YBE2 + Icz RE

Sime  $V_{BEI}$  is fixed by  $I_{CI}$ , which is fixed by  $I_{R}$ , an increase of  $R_{E}$  from zero will result in a decrease of  $V_{BE2}$  which will cause a reduction of  $I_{CI}$  relative to  $I_{CI}$ . Thus current sources of small current can be generated.

Solving for PE, we obtain RE= VBEI-VBEI

This equation gives the value of  $R_{\Xi}$  for obtaining the desired  $I_{cz}$  for a given  $I_{cz}$  ratio.

Advantages of the Widlen CS

- 1. C5's of small value can be generated without the use of large resistances.
- 2. Because of PE, the output aurent is less dependent on Vac.
- 3. Because of RE, the output resistance of the CS is higher.

69

## Bower supply dependence of the Widlar CS

For Is1=Is2, the output arrent Icz is given by

$$I_{c2} = \frac{V_T}{R_E} ln \left[ \frac{I_{C1}}{I_{C2}} \right] = \frac{V_T}{R_E} ln \left[ \frac{[V_{CC} - V_{BEI})/R}{I_{C2}} \right]$$
$$= \frac{V_T}{R_E} \left[ ln \left( V_{CC} - V_{BEI} \right) - ln \left( I_{C2} R \right) \right]$$

Note that Icz appears on both sides of the above equation. To see how it varies with Vcc, we differentiate Icz with respect to Vcc. In so doing, we will ignore the slight dependence of Vse on Vcc and assume Vse to be constant.

$$\frac{\partial I_{c2}}{\partial V_{cc}} = \frac{V_T}{R_E} \left[ \frac{1}{V_{CC} - V_{BEI}} - \frac{R \frac{\partial I_{c2}}{\partial V_{cc}}}{I_{c2}R} \right]$$

Solving for the derivative we obtain

$$\frac{\partial I_{cz}}{\partial V_{cc}} = \frac{\frac{V_T}{R_E} \left( \frac{1}{V_{cc} - V_{BEI}} \right)}{1 + \frac{V_T}{I_{cz} R_E}} = \frac{I_{cz} \left( \frac{1}{V_{cc} - V_{BEI}} \right)}{1 + \frac{I_{cz} R_E}{V_T}}$$

It is more meaningful to look at changes on a per unit basis rather than absolute. Therefore, we multiply both sides by  $\frac{V_{CL}}{I_{CL}}$  and obtain


$$\frac{\sum I_{c2}}{\sum V_{cc}} = \left(\frac{V_{cc}}{V_{cc} - V_{BEI}}\right) \left(\frac{1}{1 + \frac{I_{c2} P_{6}}{V_{T}}}\right)$$

$$\approx \frac{1}{1 + \frac{I_{c2} P_{6}}{V_{T}}} = \frac{1}{1 + \frac{I_{c2} P_{6}}{V_{T}}}$$

This result in inonemental form is

If R==0, a 10% change in Vcc will cause a 10% change in Icz. On the other hand, if gmR==3, a 10% change in Vcc will cause only a 2.5% change in Icz. The larger gmR=, the less is the power supply dependence.

L10: Output equivalent circuit of Widlan current source



In design, Io is the desired output current and is therefore known. Io =

Icz = Icz. This desired Io is obtained

Vos=0

by determining the R and Re values

for a preselected Ici using the equations

$$\begin{cases}
R = \frac{V_{cc} - V_{r-ln}(I_{ci}/I_{s})}{I_{ci}} \\
R_{E} = \frac{V_{r-ln}(I_{ci}/I_{o})}{I_{o}}
\end{cases}$$


These equations are based on the assumptions that 1) base currents are negligible 2)  $V_{CE} \ll V_A$ . This latter assumption is quite valid since  $V_{CE1} = V_{BB1}$  and  $V_{CE2} \cong O$ . (Note from the output equivalent circuit that  $I_o = I_{CZ}$  when  $V_{CS} = O$ .)

#### Determination of Ro


As the load on the CS varies, Icz would vary. However, we know that this variation is going to be very small. Consequently, the four transistor parameters  $r_{\text{TT}}, g_{\text{m}}, r_{\text{o}}$  and  $\beta$  would change very little as the entire depramic range of the CS (Variet-VBEI+VBEI  $\leq$  Vcs  $\leq$  Vcc) is covered. Hence,

the Ro determination based on the smallsignal model of the transistors can be expected to hold over a wide operating range as the load on the current source varies.

The resistance seen to the left of the midpoint m is calculated using the small-signal model of Q1.




Suice  $\beta i_b = \beta \frac{v_{bel}}{r_{\pi l}} = \frac{v_{bel}}{r_{\pi l}/\beta_l}$ , the dependent current source  $\beta i_b$ , can be replaced by an equivalent resistance of  $r_{\pi l}/\beta_l$ .




Using this small resistance as the base-to-

ground resistance of  $Q_2$ , we can draw the remaining circuit as



Tez L Ici, rπz is greater than rπi. Hence,

rπi can be altogether neglected and
the circuit associated with Qz redrawn as



This says that the base-to-ground voltage is established as  $V_{BEI}$  by QI and is not affected to any significant extend by the output current.

73

Ro can be calculated using the general equation given on p37.

$$R_{0} = n_{02} \left[ 1 + \frac{g_{E}^{2} R_{E} \left( 1 + \frac{n_{12}}{\beta_{2} n_{02}} \right)}{n_{12} + R_{E}} \right]$$

Since  $\frac{z_{\pi 2}}{\beta_{2} z_{o2}} = \frac{V_{T}/I_{B2}}{\beta_{2}(V_{A}+V_{CE2})/I_{C2}} = \frac{V_{T}}{V_{A}+V_{CE2}} \ll 1$ 

the expression for Ro can be simplified to

$$R_{o} = r_{o2} \left( 1 + \frac{\beta_{2} R_{E}}{r_{\pi 2} + R_{E}} \right) = r_{o2} \left( 1 + \frac{q_{m2} R_{E}}{1 + \frac{R_{E}}{r_{\pi 2}}} \right)$$

But  $\frac{R_E}{r_{\pi 2}} \simeq \frac{I_{c2}R_E}{I_{c2}r_{\pi 2}} = \frac{I_{c2}R_E}{\beta I_{\beta 2}r_{\pi 2}} = \frac{V_{R_E}}{\beta V_T} \langle l \rangle$ 

because  $V_{RE}$  is of the order of 120 mV (for  $I_{C2} = \frac{1}{100} I_{C1}$ ) or less and  $I_2^2 V_7$  is of the order of 2600 mV (for  $I_2^2 = 100$ ). Hence, Ro can be further simplified to


$$R_0 = r_{02} \left( 1 + g_{m2} R_E \right) = r_{02} \left( 1 + \frac{r_{c2} R_E}{V_T} \right)$$

For gm2R==3, Ro of the CS is 4x-higher than the Ro of a CS of the same value with P=0.

#### The cascade current source


The larger the resistance that is inserted in the emitter of the output transistor, the larges becomes the output resistance of the current source. Instead of using an actual resistance, a large effective (equivalent) resistance can be created using a current source in the emitter as shown below. 

— I





Is's are assumed negligible;  $Y_A = \infty$ . QI sets the current I. Q2 acts as effective resistance in the emitter of Q4 which acts as the current source.  $V_{dC} > V_{BE} + V_{CE} sat$ . To generate  $V_{dC}$ , add another transista  $Q_3$ .






Again, the small-signal models can be used since the currents remain practically constant as the load on the CS changes.







#### Three 1 mA current sources - Demonstration



 3. 13.8K VIMA - IMA + -600mV Vcs



#### Current sources using a common reference




Assume identical Is's and neglect IB's.

$$I_{o} = \frac{2V_{CC} - 2V_{OF}}{R}$$

$$I_{1} = I_{0}$$

$$I_{2} = \frac{V_{T}}{R_{2}} ln \frac{I_{0}}{I_{2}} \leftarrow I_{2} \angle I_{0}$$

$$I_{3} = \frac{V_{T}}{R_{3}} ln \frac{I_{0}}{I_{3}} \leftarrow I_{3} \angle I_{0}$$




Assume identical Is's and neglect Is's.

$$I_o = \frac{2V_{cc} - 2V_{BE}}{R_a + R + R_b}$$

$$I_1 > I_0$$
 if  $R_1 < R_0$   
 $I_2 < I_0$  if  $R_2 > R_0$   
 $I_3 > I_0$  if  $R_3 < R_b$   
 $I_4 < I_0$  if  $R_4 > R_b$ 

#### A check for matched transistors



This circuit can be used to see whather QI and Qz are matched.

The purpose of Q3 is to supply the base currents of Q1 and Q2 via  $I_{c3}$  by taking a negligibly small base current  $(I_{B3} = \frac{I_{c1} + I_{c2}}{\beta(1+\beta)} \ll I_{c1})$ .

The resistors are matched.

With IB3 neglected, Ic1=IR.

To obtain Isz, measure Icz and Ici and form Icz = Ici

Assume the current drawn by the voltmeter is negligible. The voltmeter reading is

$$V_2 - V_1 = (V_{CC} - I_{CZ}R) - (V_{CC} - I_{CZ}R)$$

$$= R(I_{CI} - I_{CZ})$$

$$V_{BE}$$

$$V_{BE}$$

$$= \left[I_{s1}e^{\frac{\sqrt{3}}{\sqrt{1}}}(1+\frac{\sqrt{1}}{\sqrt{4}})-I_{s2}e^{\frac{\sqrt{3}}{\sqrt{1}}}(1+\frac{\sqrt{2}}{\sqrt{4}})\right]R$$

When  $V_1 = V_2 = V$ 

$$O = R(I + \frac{V}{V_A})e^{\frac{V_B \varepsilon}{V_T}}(I_{SI} - I_{S2})$$

which implies  $I_{SI} = I_{S2}$ .


Q1 and Q2 are matched if the voltmeter reads zero.

Note: Suice Is is temperature dependent, Q1 and Q2 must be at the same temperature.

$$\frac{I_{C2}}{I_{C1}} = \frac{I_{S2}e^{V_{BE/V_{T}}}(1+V_{1}/V_{A})}{I_{S1}e^{V_{BE/V_{T}}}(1+V_{2}/V_{A})} \approx \frac{I_{S2}}{I_{S1}}$$

\_

#### An amplifier with stabilized bias




Quiescent value of Vo (Vi=0)


Vo=Vcc-I42RL= Vcc-I4, RL

$$V_0 = V_{CC} - \left(\frac{V_{CC} - V_{BE}}{R}\right) R_L$$

Except for  $V_{BE}$ , the operating point at the output is independent of the transistor.

Note that any resistance associated with source Vi will change In (reduce it) relative to In unless an equal resistance is placed in the emitter of Q1.





LII: Common-Emitter Amplifier with resistive and active loads


VCESat & Vo & VCC

#### Important observations

1. Regardless of Vcc and RL, it takes DVi=120mV togo from 0.99Vcc to 0.01 Vcc (practically from cutoff to saturation). See p17.

2. At a given Q-point, the larger RL, the more DVce for a given DVi (the larger the small-signal gain).

3. The larger RL, the larger the required Vcc to establish the same Q-point. Consequently it takes too large a die area (large RL) and too large a supply voltage to achieve large gains



#### II I deal current-source load

Ves (1) Io

The collector current


Cannot change as long

o Vo as the CS is active.

Vi Q

Vc Esst \( \subset \subset \( \subset \subs

Operating range



As Vi increases from O, the op. pt goes from Ato Bto CtoD.

#### The transfer characteristics

When the transistor and the currentsource are both active,

$$\frac{I_c = I_s e^{\frac{V_c}{V_r}} (1 + \frac{V_o}{V_A}) = I_o}{\frac{-V_c}{V_A}}$$

$$V_{o} = V_{A} \left( \frac{I_{o}}{I_{s}} e^{\frac{V_{c}}{V_{-}}} \right) \quad V_{cesat} \leq V_{o} \leq V_{cc} - V_{cssat}$$

$$V_{cc} - V_{cssat}$$

$$V_{ccsat}$$

$$V_{cesat}$$

To find Vimin, let  $V_0 = V_{cc} - V_{cs}$  and solve for  $V_i$ .

$$V_{cc}-V_{cssat}=V_{A}\left(\frac{I_{o}}{I_{s}}e^{-\frac{V_{imin}}{V_{T}}}-1\right)$$

$$V_{imin} = V_T \cdot ln \left( \frac{I_o / I_S}{1 + \frac{V_{cc} - V_{cs} sat}{V_A}} \right)$$

To find Vimax, let Vo=VcEsat and solve for Vi. Vimax

$$V_{cesat} = V_A \left( \frac{I_o}{I_S} e^{-\frac{V_{cmax}}{V_T}} I \right)$$

$$V_{imax} = V_T ln \left( \frac{\Gamma_0 / \Gamma_S}{1 + \frac{V_{CESA}t}{V_A}} \right)$$

 $\Delta V_i$  necessary to cover entire active range can be found from

$$\Delta V_i = V_{imax} - V_{imin} = V_T ln \left[ \frac{1 + \frac{V_{cc} - V_{cs} sat}{V_A}}{1 + \frac{V_{ce} sat}{V_A}} \right]$$

Since  $\frac{V_{CC}-V_{CS} sat}{V_A} \ll 1$  and  $\frac{V_{CE} sat}{V_A} \ll 1$ , we can use the approx.  $\ln(1+x) \cong x$  and obtain

$$\Delta V_i = V_T \left[ \left( \frac{V_{CC} - V_{CS} sat}{V_A} \right) - \left( \frac{V_{CESat}}{V_A} \right) \right] \cong V_T \frac{V_{CC}}{V_A}$$

For  $V_T = 26 \,\text{mV}$ ,  $V_{CC} = 15 \,\text{V}$ , and  $V_A = 130 \,\text{V}$ , we obtain

$$\Delta V_i = 26 \times \frac{15}{130} = \boxed{3mV}$$

#### Calculation of voltage gain

The small-signal voltagegain Av can be found by differentiating the expression for Vo with respect

$$V_0 = V_A \left( \frac{I_0}{I_s} e^{-\frac{V_i}{V_T}} - I \right)$$

$$A_v = \frac{dV_0}{dV_i} = \left[ -\frac{V_A}{V_T} \frac{I_0}{I_s} e^{-\frac{V_i}{V_T}} \right]$$

The gain is max, when Vi=Vimin.

$$A_{vmax} = -\frac{V_A}{V_T} \frac{I_o}{I_s} e^{-\frac{V_{imin}}{V_T}}$$

But from the previous page,

The gain is min, when Vi=Vimax

So,  $A_{vmin} = -\frac{V_A}{V_T}$ 


Note that  $A_{vmax} = A_{vmin}(1 + \frac{V_{CC}}{V_A})$ . Hence, as long as  $V_{CC}/V_A \ll 1$ , the gain (the slope) is constant for all practical purposes and is given by

 $A_{v} \cong -\frac{V_{A}}{V_{T}}$   $V_{CESat} \leq V_{O} \leq V_{CC} - V_{CSSat}$ 

Stated differently, the transfer characteristic in the active region is practically a straight line.


Alternative derivation of Av

The small signal circuit is



Note that signalwise, the collector is opencircuited since the load is an ideal CS.


The small-signal equivalent circuit is



$$A_{v} = \frac{V_{o}}{V_{i}} = -g_{m}r_{o}$$

$$g_{m} = \frac{I_{c}}{V_{r}} = \frac{I_{o}}{V_{r}}$$

As the operating point is varied in the active region,  $g_m$  stays constant because  $I_c = I_o$ . However, ro changes as shown below.




$$A_{v=-q_{m}}r_{o} = -\frac{I_{o}}{V_{r}}\left(\frac{V_{A}+V_{CE}}{I_{o}}\right) = -\frac{V_{A}+V_{CE}}{V_{r}}$$


$$A_{v_{min}} = A_{v} \Big|_{V_{CE} = V_{CE}sat \cong 0} = -\frac{V_{A}}{V_{r}}$$

$$A_{v_{max}} = A_{v} \Big|_{V_{CE} = V_{CC}-V_{CS}sat \cong V_{CC}} = -\frac{V_{A}+V_{CC}}{V_{r}}$$

#### III Actual current source load




 $I_{c3} \cong \frac{V_{cc} - V_{EB3}}{R}$ . Hence  $V_{EB2} = V_{EB3}$  is fixed and is given by  $V_{EB2} = V_T l_N \frac{I_{c3}}{I_5}$ . As long as  $I_{b2}$  can be neglected,  $V_{eb2}$  cannot change and the op. pt. of  $Q_2$  is somewhere on the curve shown below.



Since Q2 serves as load on Q1, the output variables of Q2 must be expressed in terms of the output variables of Q1:

Icz=Ic1 Vecz=Vcc-Vce1→ Vce1=Vcc-Vecz
Heuce, by reflecting the Icz vs Vecz curve
shown below, about the Icz axis and then
shifting it to the right by Vcc, we obtain
the "load curve" on Q1 as shown below.



A-B Qion, Q2 sat B-C-D Qiand Q2 on D-E Qisat, Q2 on

Since curves are nearly horizontal, it takes very little DVi to go from B to D.

#### The transfer characteristic

Vo vs. Vi curve when both Q1 and Q2 are active. Since an NPN and a PNP transistor are involved, the transistor parameters will be designated by either N (for NPN) or P(for PNP) subscripts.

$$I_{c2} = I_{sp} e^{\frac{V_{EB2}}{V_T}} (1 + \frac{V_{ec2}}{V_{AP}})$$

$$= I_{sp} e^{\frac{V_{EB2}}{V_T}} (1 + \frac{V_{cc-V_0}}{V_{AP}})$$

$$I_{c1} = I_{sn} e^{\frac{V_i}{V_T}} (1 + \frac{V_{ce1}}{V_{AN}})$$

$$= I_{sn} e^{\frac{V_i}{V_T}} (1 + \frac{V_{o}}{V_{AN}})$$

Using Ic1=Ic2, and solving for Vo, we obtain

$$V_{o} = \frac{I_{sp}e^{\frac{V_{eB2}}{V_{T}}}(1+\frac{V_{cc}}{V_{AP}}) - I_{sn}e^{\frac{V_{c}}{V_{T}}}}{I_{sp}e^{\frac{V_{eB2}}{V_{T}}}\frac{1}{V_{AP}} + I_{sn}e^{\frac{V_{c}}{V_{T}}}\frac{1}{V_{AN}}}$$


$$V_{ceisat} \leq V_{cc} - V_{ecesat}$$

For Isp=IsN, VAP=VAN, and Vi=V=B2, this


equation gives  $V_0 = \frac{V_{CC}}{2}$  (as it must since the bottom and top half of the circuit become then mirror images of each other). With  $\frac{V_i = V_{EB2} + v_i}{V_i}$ , the expression for  $V_0 = V_A \left( \frac{1 + \frac{V_{CC}}{V_A} - e}{1 + e^{v_i/V_T}} \right)$ 

For  $v_i/V_T \ll 1$ , we can approximate  $v_i/V_T$  by  $(1 + v_i/V_T)$  and obtain  $V_0 = \frac{V_{cc}}{2} - \frac{1}{2} \frac{V_A}{V_T} v_i$  which represents


the output only about the midpoint of the operating range. The midpoint gain is Armp=dVo=-1-VA



## Small-signal gain as a function of the operating point



The small-signal equivalent circuit is:



The input and output)
equivalent circuits are
given by


## How does the gain vary with the operating point?

$$A_{v} = -g_{mi} \frac{z_{ONi} z_{OP2}}{z_{ONi} + z_{OP2}} = -\frac{I_{ci}}{V_{T}} \frac{\left(\frac{V_{AN} + V_{o}}{I_{ci}}\right) \left(\frac{V_{AP} + V_{cc} - V_{o}}{I_{ci}}\right)}{\left(\frac{V_{AN} + V_{o}}{I_{ci}}\right) + \left(\frac{V_{AP} + V_{cc} - V_{o}}{I_{ci}}\right)}$$

$$A_{v} = -\frac{I}{V_{T}} \frac{\left(V_{AN} + V_{o}\right) \left(V_{AP} + V_{cc} - V_{o}\right)}{V_{AN} + V_{AP} + V_{cc}}$$

The Ar vs. Vo curve is a parabola with Vo-axis intercepts at -VAN and (VAP+Vcc).

Hence, the apex of the parabula is at (VCC+VAP-VAN)



The maximum gain occurs when  $V_0 = \frac{V_{CC} + V_{AP} - V_{AN}}{2}$  and is equal to

which for  $V_{AP} = V_{AN} = V_{A}$  and  $V_{CC} = V_{A} / 2V_{T}$ . Furthermore, as the plot shows, the apex of the parabola would then be at  $V_{O} = V_{CC}$ , and the gain would vary very little over the entire active region from  $V_{O} \cong O$  to  $V_{O} \cong V_{CC}$ .


With  $V_{cc}=15V$ ,  $V_{A}=130V$ , and  $V_{T}=26mV$ , the max. and min. gains are  $|A_{U}|_{max} = \frac{V_{cc}+2V_{A}}{4V_{T}} = 2644$ 

$$|\Delta_{v}|_{min} = \frac{V_{A}}{V_{T}} \left( \frac{V_{cc} + V_{A}}{V_{cc} + 2V_{A}} \right) = 1636$$

Hence, the gain varies  $\frac{1}{3}\%$  as the op. pt. is moved from  $V \cong 0$  to  $V_0 \cong 15V$ . Correspondingly  $\Delta V_1 \cong \frac{15 \times 10^3}{2640} = 5.7 \text{ mV}$  for  $\Delta V_0 = 15V$ .

# FUNDAMENTALS & APPLICATIONS OF ANALOG INTEGRATED CIRCUITS

PART I LOW FREQUENCY ANALYSIS & DESIGN




Study Guide for

# MODULE C The Differential Amplifier



Colorado State University Engineering Renewal & Renewal & Growth Program

# L12: A simple but not so accurate difference amplifier




Operating point  $v_1 = v_2 = 0$   $V_0 = V_{CC} - I_C R_C \cong V_{CC} - R_C (\underbrace{V_{EE} - V_{BE}}_{R_E})$   $V_{CE} sat - V_{BE} \leq V_0 \leq V_{CC}$ 

 $\frac{gau}{2f n_0 = \infty}, v_0 = \frac{(v_2 - v_1) \beta R_c}{r_{\Pi} + (1 + \beta)R_E}$   $v_0 = (v_2 - v_1) A_{\nu} A_{\nu} = \frac{\beta R_c}{r_{\Pi} + (1 + \beta)R_E}$ 

However, for  $r_0 \neq \infty$ ,  $v_0 = A_2 v_2 - A_1 v_1$  (see p37) where  $A_1 \neq A_2$ . Hence not a diff. amplifier.


#### The differential amplifier

Also known as <u>difference</u> amplifier or emitter-coupled pair.



#### -arge-signal characteristics

Assume matched transistors and matched resistors. VA = 00.



$$V_{i1}-V_{be1}=V_{i2}-V_{be2}$$

When Vir=Viz=0

$$\frac{\text{When Vit=Vis=0}}{\text{V_{bel}=V_{be2}=V_{BE}}} I_{cl} = I_{c2} = I_{s}e^{\frac{V_{BE}}{V_{T}}} \propto \frac{I_{o}}{2}$$


$$V_{BE} = V_{T} \ln(\frac{dI_{o}}{2I_{c}})$$

How do I's, Vbe's, and Vo vary with Vid?

$$\begin{cases} V_{id} = V_{i1} - V_{i2} = V_{be1} - V_{be2} \\ I_{c1} / d + I_{c2} / d = I_{o} \\ V_{be1} / V_{T} \\ I_{c1} = I_{s} e \end{cases}, \quad I_{c2} = I_{s} e$$

$$\frac{I_{c1}}{I_{c2}} = e^{(V_{be1} - V_{be2})/V_T} = e^{V_{cd}/V_T}$$


$$I_{c2}e^{V_{cd}/V_T} + I_{c2} = dI_o$$



2.72 7.39 20.09 54.60 148.41

$$V_{be_1} = V_T \ln \frac{I_{C1}}{I_S} = V_T \ln \left( \frac{\alpha I_o/I_s}{1 + e^{-V_{id}/V_T}} \right)$$

$$V_{be_2} = V_T \ln \frac{I_{C2}}{I_S} = V_T \ln \left( \frac{\alpha I_o/I_S}{1 + e^{V_{id}/V_T}} \right)$$



As Vid increases from 0, Vber increases and Vbez decreases from VBE. The increase in Vber is less than the decrease in Vbez.

Particularly when Vid gets large, say 347, most of the Vid appears across the base-to-emiller of Q2 for turning it off. This is because it takes an increase of only 18mV in Vbe, in order for Ic, to go from its quiescent value of Lo to its maximum possible value of Lo whereas it takes a decrease of 60mV in Vbez in order for Icz to go from its quiescent value of Lo whereas it takes

to 0.1 <u>Lato</u>. This can be clearly seen by Vbe looking at the Ic vs. Vbe curves. Ic= Ise vt.

Ica

Lato

Ica

Q


Lato

L

It takes about 78 mV in Vid (18 mV in crease in Vbe; and 60 mV decrease in Vbez) to cause practically all the current supplied by the common emitter current source to go through Q1 and thereby cut Q2 almost off, i.e., reduce its current to 10% of its quiescent value. This is shown below.


 $V_{be1} = V_{BE} - V_T ln \frac{1}{2} (1 + e^{-Vid/V_T}) \Big|_{Vid/V_T = 3} = V_{BE} - 61.0 \text{ mV}$   $V_{be2} = V_{BE} - V_T ln \frac{1}{2} (1 + e^{Vid/V_T}) \Big|_{Vid/V_T = 3} = V_{BE} - 61.0 \text{ mV}$ 

# Calculation of differential output voltage Vod = Vol - Vo2. $Vod = (Vcc - I_{c1}R_c) - (Vcc - I_{c2}R_c) = (I_{c2} - I_{c1})R_c$ $= dI_0R_c \left(\frac{1}{1 + e^{Vid/VT}} - \frac{1}{1 + e^{-Vid/VT}}\right)$ $= \frac{dI_0R_c \left(e^{Vid/VT} - e^{-Vid/VT}\right)}{e^{Vid/VT} + 2 + e^{-Vid/VT}}$ $= -dI_0R_c \frac{(e^{Vid/2VT} - Vid/2VT)}{e^{Vid/2VT} + e^{-Vid/2VT}}$ $= -dI_0R_c \frac{(e^{Vid/2VT} - Vid/2VT)}{e^{Vid/2VT} + e^{-Vid/2VT}}$



Provided  $V_{cc} - d T_{o} R_{c} > V_{cesat} - V_{be} + V_{i}$ , neither Q1 nor Q2 can saturate. Unless  $V_{EE}$  is made very small, Q3 cannot saturate either. It should be noted that if  $|V_{ii}|$  or  $|V_{ir}|$  is made too large, the collector—to—base junctions become forward brased.

Effect of emitter degeneration



107

7

# Calculation of differential gain Re Re PC Via Q1 Q2 oViz Vid=Vi1-Viz To D = ideal CS

From large-signal curalysis we have  $Vod = - d I_0 R_c \tanh \frac{1}{2} \frac{Vid}{V_T}$ 

For  $|x| \ll 1$ ,  $tanh x \cong x - \frac{x^3}{3}$ 

Vod=ーメしるとよくは[1一は(火は)]


For | Vid | 4 | Vod = - & IoRc Vid VT

As long as IVid = VT, Vod is linearly de pendeut on Vid. Hence, over this range, the gain is independent of the signal amplitude and is given by

Av = d (Vod) = Vod = - dIoRc = - IcRc = gmRc

Small-signal analysis (with Rg and Re present)

= but ro=00



Quiescent callector currents are  $I_{c_1}=I_{c_2}=\frac{dI_0}{2}$ . Heure, for small-signal analysis

$$r_{\Pi} = r_{\Pi} = r_{\Pi} = \frac{V_{T}}{I_{B}} = \frac{V_{T}}{\frac{dI_{0}}{2}} = \frac{2V_{T}(1+\beta)}{I_{0}}$$

$$g_{mi} = g_{m2} = g_m = \frac{I_c}{V_T} = \frac{\alpha I_o}{\alpha V_T}$$

Assume ro=00

Method 1 Start with eq. circuit facing vi.

$$v_1$$
 $R_B$ 
 $v_1$ 
 $v_1$ 
 $v_2$ 
 $v_3$ 
 $v_4$ 
 $v_4$ 
 $v_4$ 
 $v_5$ 
 $v_6$ 
 $v_6$ 
 $v_7$ 
 $v_8$ 
 $v_9$ 
 $v_9$ 

$$V_{1} = \frac{Q_{1}}{\sqrt{2}} \frac{R_{E}}{R_{E} + \frac{2\pi + R_{B}}{1 + \beta}} = \frac{Q_{0}}{\sqrt{2}} \frac{R_{E}}{R_{E} + \frac{2\pi + R_{B}}{1 + \beta}} = \frac{Q_{0}}{\sqrt{2}} \frac{R_{E}}{R_{E} + \frac{2\pi + R_{B}}{1 + \beta}} = \frac{Q_{0}}{\sqrt{2}} \frac{R_{E}}{R_{E} + \frac{2\pi + R_{B}}{1 + \beta}} = \frac{Q_{0}}{\sqrt{2}} \frac{R_{E}}{R_{E} + \frac{2\pi + R_{B}}{1 + \beta}} = \frac{Q_{0}}{R_{B} + 2\pi + \frac{2\pi + R_{B}}{1 + \beta}} = \frac{Q_{0}}$$

Whatscloss source vi see?

The answer depends on what vz is.

1) If v; is independent, make it O. Then

lource 
$$\sqrt{r_{\pi}+R_{B}}$$
 (1+ $\beta$ )  $R_{E}$   $\rightarrow 2(r_{\pi}+R_{B})$   $r_{\pi}+R_{B}+(1+\beta)R_{E}$   $r_{E}\rightarrow\infty$ 

2. If  $v_2 = v_1$ , common-mode excitation, source  $v_1$  sees

$$\frac{R_{B} + \ell_{\Pi} + \frac{(r_{\Pi} + R_{B})(I + \beta)R_{E}}{r_{\Pi} + R_{B} + (I + \beta)R_{E}}}{I - \frac{R_{E}}{R_{E} + \frac{r_{\Pi} + R_{B}}{I + \beta}}} = \frac{r_{\Pi} + R_{B} + (I + \beta)AR_{E}}{R_{E} + \infty}$$

Source vi ses a very high resistance.

3. If  $v_2 = -v_i$ , difference-mode excitation, source  $v_i$  sees

$$\frac{R_{B} + 2\pi + \frac{(r_{\pi} + R_{B})(1+\beta)R_{E}}{r_{\pi} + R_{B} + (1+\beta)R_{E}}}{1 + \frac{R_{E}}{R_{E} + \frac{2\pi + R_{B}}{1+\beta}}} = r_{\pi} + R_{B}$$

What is the vo, output?

This is the output with respect to ground.

$$\mathcal{N}_{01} = -\frac{\beta R_{c} \left( \mathcal{V}_{1} - \mathcal{V}_{2} \frac{R_{E}}{R_{E} + \frac{2\pi + R_{B}}{1 + \beta}} \right)}{R_{B} + 2\pi + \frac{(2\pi + R_{B})(1 + \beta) R_{E}}{2\pi + R_{B} + (1 + \beta) R_{E}}}$$

$$\mathcal{V}_{01} = -\frac{\beta R_{c}}{R_{B} + 2\pi} \left[ \frac{\mathcal{V}_{1} - \mathcal{V}_{2} \left( \frac{R_{E}}{R_{E} + \frac{2\pi + R_{B}}{1 + \beta}} \right)}{1 + \frac{R_{E}}{R_{E} + \frac{2\pi + R_{B}}{1 + \beta}}} \right]$$

The voi autput is <u>not</u> proportional to the difference of the two input signals. Stated differently, if the output is single ended, the circuit does not act like a difference complifier even when the ro of the transistors are assumed as. However, if RE= 00 (ideal CS in the emitter), then

 $v_{01} = -\frac{\beta \, Kc}{2(R_A + r_B)} (v_1 - v_2)$ 

which is proportional to the difference signal.

Butting the two halves of the circuit together

 $V_{\text{od}} = V_{\text{ol}} - V_{\text{o2}} = -\left(\frac{\beta R_{\text{c}}}{R_{\text{e}} + 2\pi}\right) \left(v_{i} - v_{2}\right)$ 

The callector-to-collector output, vod, is proportional to the difference signal regardless of the value of RE. The circuit then is a difference or differential amplifier. Although not considered here, this is true even when the no's of the transistors are taken into account. Of course all these results are based on the assumption that the two halves of the circuit are perfectly matched. For Ro=0, vod=-gmRc (v.-vz) which agrees with

the result obtained from the large-signal analysis.

55 G

L13: Method 2 Start with equivalent circuits facing RE

$$\frac{1+\beta}{1+\beta} = \frac{1+\beta}{1+\beta} + \frac{R_{E}}{1+\beta} + \frac{R_{E}+R_{B}+R_{\Pi}}{1+\beta}$$

$$\frac{V_{01} = -ieidR_{c} = -\frac{\beta}{1+\beta}R_{c}}{\frac{R_{B}+R_{\Pi}}{1+\beta}} + \frac{R_{E}(\frac{R_{B}+R_{\Pi}}{1+\beta})}{R_{E}+\frac{R_{B}+R_{\Pi}}{1+\beta}}$$

$$V_{OI} = -\left(\frac{\beta R_{c}}{R_{B} + 2\pi}\right) \frac{\left(V_{I} - V_{Z} - \frac{R_{E}}{R_{E} + \frac{R_{B} + 2\pi}{I + \beta}}\right)}{\left(I + \frac{R_{E}}{R_{E} + \frac{R_{B} + 2\pi}{I + \beta}}\right)}$$

Method 3 Split the vi and vz inputs into their common-mode and difference-mode components.

Response due to the common-mode input

Because of the symmetry, the current in the wire connecting the emitters is zero.

$$V_{OCI} = -\beta i_{bci} R_c = -\frac{\beta R_c Vic}{R_B + r_{TI} + (1+\beta)2R_E} = V_{OCZ}$$

$$A_c = -\frac{\beta R_c}{R_B + r_W + (1+\beta) 2R_E}$$


Response due to the difference-mode input

Rid = 2 (RB+717) differential-mode input resistance

$$v_{odi} = -\beta i_{bdi} R_c = -\frac{\beta R_c \frac{v_{id}}{2}}{R_b + r_{II}} = -v_{od2}$$

Suira RE is very large (being the output resistance of a current source), Ric >> Rid, |Ack |Ad |. Ydeally (RE=00), Ric=0, Ac=0. Rid and Ay are not dependent on RE.

## Putting common- and difference-mode responses together



Common-mode rejection ratio=CMRP  $CMRR = \left| \frac{Ad}{Ac} \right| = \frac{R_B + r_{\Pi} + (1+\beta)2R_E}{R_B + r_{\Pi}}$ 

$$CMRR = 1 + \frac{(1+\beta)2R_E}{R_B + r_{TT}}$$


 $CMRR|_{R_{8=0}} = 2q_{m}R_{E} = 2\frac{I_{c}}{V_{T}}R_{E} = \frac{I_{c}R_{E}}{V_{T}}$ 

To increase CMRR, make RE as large as possible. This is why a current source is used in the emitter. In cases where the attainment of a high CMRR is not such an important consideration, instead of the current source, a resistor RE returned to a negative supply voltage, -VEE, can be used. Then,

IoRE = VEE and hence


CMRR 
$$R_{B=0}$$
  $\stackrel{\text{LE}}{=}$   $\frac{|5\times10^3}{36}$   $\frac{517}{V_{EE}}$ 

## Measurement of Ac



Source  $v_i$  sees  $\frac{Ric}{2}$  where  $Ric = R_B + r_{II} + (1+\beta) 2R_E$   $A_c = \frac{-\beta R_c}{2}$ 


## Measurement of Ad



Source vi sees Rid where Rid=2(RB+211)

$$A_d = \frac{-\beta R_c}{R_B + r_{\pi}}$$

## Common-mode feedback to improve CMRR



The feedback signal is derived from the common emitters of Qz and Q4. At this mode, the voltage is proportional only to the common-mode component of the vi and vi input signals, and therefore feedback affects only the common-mode voltage. No difference-mode signal is fed back because ve=0 for the difference-mode component of the input signals.

Let Aci, Adi and Acz, Adz represent the common- and differ euce-mode gams of the input (Q,Qr) and output (Q3,Q4) differ. ential amplifiers respectively. Let Ki represent the attenuation from the voi output to made e with voz = 0 (or from the voz output to node e with  $V_{01}=0$ ). Let  $K_2$  represent the gain from node e to voi or voi outputs. We see , by inspection, that K2(0 and K1>0.) The K1K2 product would than represent the loop gain.

The input stage is driven by three signals: v<sub>1</sub>, v<sub>2</sub>, and the feedback signal derived from v<sub>e</sub>. Using the principle of superposition, the v<sub>0</sub>, and v<sub>0</sub>z outputs can be found.

$$\begin{cases} V_{01} = A_{c1} \left( \frac{v_1 + v_2}{2} \right) + A_{d1} \left( \frac{v_1 - v_2}{2} \right) + K_2 v_e \\ V_{02} = A_{c1} \left( \frac{v_1 + v_2}{2} \right) - A_{d1} \left( \frac{v_1 - v_2}{2} \right) + K_2 v_e \end{cases}$$
Since  $v_e = K_1 \left( v_{01} + v_{02} \right)$ , we obtain
$$v_e = K_1 \left[ A_{c1} \left( v_1 + v_2 \right) + 2 K_2 v_e \right]$$

$$v_e = \frac{K_1 A_{c1} \left( v_1 + v_2 \right)}{1 - 2 K_1 K_2}$$

Note that we is proportional to the common-mode signal only. Elimi-mading we in the expressions for voi and voz, we get

$$\begin{cases} v_{01} = A_{c1} \left( \frac{v_1 + v_2}{2} \right) + A_{d1} \left( \frac{v_1 - v_2}{2} \right) + \frac{K_1 K_2 A_{c1} \left( v_1 + v_2 \right)}{1 - 2 K_1 K_2} \\ v_{02} = A_{c1} \left( \frac{v_1 + v_2}{2} \right) - A_{d1} \left( \frac{v_1 - v_2}{2} \right) + \frac{K_1 K_2 A_{c1} \left( v_1 + v_2 \right)}{1 - 2 K_1 K_2} \end{cases}$$

$$\begin{cases} v_{01} = \frac{A_{c1}(v_1 + v_2)}{2(1 - 2K_1K_2)} + A_{d1}(\frac{v_1 - v_2}{2}) \\ v_{02} = \frac{A_{c1}(v_1 + v_2)}{2(1 - 2K_1K_2)} - A_{d1}(\frac{v_1 - v_2}{2}) \end{cases}$$

The output vo can now be expressed in terms of voi, voz, Acz, and Adz.

$$V_0 = A_{c2} \left( \frac{V_{01} + V_{02}}{2} \right) - A_{d2} \left( \frac{V_{01} - V_{02}}{2} \right)$$

$$V_0 = \frac{A_{c_1} A_{c_2}}{1 - 2K_1K_2} \left(\frac{v_1 + v_2}{2}\right) - A_{d_1} A_{d_2} \left(\frac{v_1 - v_2}{2}\right)$$

$$-A_d$$


where Ac and Ad are the overall commonand difference-mode gains.

CMRR = 
$$\left|\frac{Ad}{Ac}\right| = \left(\frac{Ad_1 Ad_2}{Ac_1 Ac_2}\right) \left(1 - 2K_1K_2\right)$$
common-mode
improvement factor

For  $K_1K_2=-4.5$ , CMRR is improved by 20dB (10:1).

## Mismatch effects in difference amplifiers

## 1. Offset voltage



Assume the CS to be ideal (as shown) and  $V_A=\infty$ . Let  $V_i=0$ . Then, it follows that

VBEI = VBE2 = VBE

If Q1 and Q2 are matched perfectly, then the CS Io will divide equally between Q1 and Q2 and  $V_{BE}$  will be given by  $V_{BE} = V_T \ln \frac{I_0/2}{I_S}$ ,  $V_0 = 0$ .

However, it is impossible to have a perfect match. So, even though the two base-to-emitter voltages are the same, Ic1 # Icz because Is1 # Isz. Mismatches in Is's are caused by mismatches in base widths, base and collector doping levels, and emitter areas turthermore Rc1 7 Rc2 because it is impossible to construct two identical resistors. Mismatches in Kc's are caused by differences in edge definihous when windows are cut. As a result of these imperfections, there will be an output voltage even though the two in puts are grounded (Vi=0).

$$V_{0} = V_{01} - V_{02} = (V_{CC} - I_{C1}R_{C1}) - (V_{CC} - I_{C2}R_{C2})$$

$$= I_{C2}R_{C2} - I_{C1}R_{C1}$$

$$= I_{S2}e^{V_{BE}/V_{T}}R_{C2} - I_{S1}e^{V_{BE}/V_{T}}R_{C1}$$

$$= V_{SE}/V_{T} + (I_{S2}R_{C2} - I_{S1}R_{C1})$$

is temperature dependent. Vo is also affected by the common-mode level of the two inputs which changes the base-to-collector voltages which in turn change the base widths and hence I's.

Since this Vo caused by mismatches cannot be distinguished from the difference of the input signals that are being amplified, it sets a limit on the accuracy of the difference signal that can be de-Lested.

The output caused by mismatches in Is's and Re's can be counteracted by introducing at the input <u>a Vi that will drive the output to zero. This Vi is called the input offset voltage Vos.</u>

 $V_{i} = V_{os} = V_{BE1} - V_{AE2} = V_{T} \left( ln \frac{I_{C1}}{I_{S1}} - ln \frac{I_{C2}}{I_{S1}} \right)$   $= V_{T} ln \left( \frac{I_{C1}}{I_{C2}} \frac{I_{S2}}{I_{S1}} \right)$ 

Since  $V_0 = I_{cz}R_{cz} - I_{ci}R_{ci}$ , to make it zero requires that  $I_{cz}R_{cz} = I_{ci}R_{ci}$ . Hence,  $V_{os}$  can be expressed as

$$V_{05} = V_T ln \left( \frac{I_{52}}{I_{51}} \frac{R_{C2}}{R_{C1}} \right)$$

be offset by Vos, which causes the necessary difference in the two base-to-emitter voltages, to drive the output to zero.

Let  $I_{S_1}=I_S$  and  $I_{S_2}=I_S+\Delta I_S$ ,  $R_{c_1}=R_c$  and  $R_{c_2}=R_c+\Delta R_c$ . Then, Vos can be written

as
$$V_{0s} = V_T ln \left(1 + \frac{\Delta I_s}{I_s}\right) \left(1 + \frac{\Delta R_c}{R_c}\right)$$

$$= V_T \left[ ln \left(1 + \frac{\Delta I_s}{I_s}\right) + ln \left(1 + \frac{\Delta R_c}{R_c}\right) \right]$$

Since  $\Delta I_S \ll 1$  and  $\Delta R_C \ll 1$ , the approx.  $\ln(1+x) \cong x$  can be used to obtain

$$V_{os} \cong V_{T} \left( \frac{\Delta I_{s}}{I_{s}} + \frac{\Delta R_{c}}{R_{c}} \right)$$

the offset voltage is proportional to the individual mismatches. AIs and Akc are random parameters that take on different values for each circuit that is fabricated. The worst situation arises when all changes are in the same sense:

$$V_{OS} = V_T \left( \frac{|\Delta I_S|}{I_S} + \frac{|\Delta R_c|}{R_c} \right)$$

If we assume  $\Delta I_{sl} = 0.05$  and  $\Delta K_{c} = 0.01$ , then, at room temperature  $V_{0S=26}(0.05+0.01) \cong 1.5 \text{ mV}$ 

To see how the offset voltage varies with temperature, we substitude  $V_7 = \frac{kT}{q}$  in the expression for  $V_{0S}$ . Vos= V-ln ( Isz Rcz)

$$V_{os} = \frac{RT}{q} ln \left( \frac{I_{S2}}{I_{S1}} \frac{R_{c2}}{R_{c1}} \right)$$

Is, as well as Rc, are temperature dependent too. However, ratios of Is's and Ros should be quite independent of temper ature. Consequently,

$$\frac{dV_{os}}{dT} = \frac{k}{q} ln \left( \frac{I_{sz}}{I_{sl}} \frac{R_{cz}}{R_{cl}} \right)$$

$$\frac{dV_{os}}{dT} = \frac{V_{os}}{T}$$

Note that the smaller Vos, the smaller the drift. For Vos=1.5mV and T=300°K,

$$\frac{dV_{0S}}{dT} = \frac{1.5 \times 10^{-3}}{300} = 5 \mu V/^{\circ} K = 5 \mu V/^{\circ} C.$$

With careful designs, it is possible to achieve 14V/°C. This drift is to be compared against  $\frac{dV_{BE}}{dT} \simeq -2 \, \text{mV/°C}$ . However, ther VBE drifts in the differential cumplifier cancel each other out in well-matched pairs. L14: 2. Offset current

Rest Corrent

Vac

Vi Ji

Vi


Adjust Vi to make Vo=0. By definition, the magnitude of this voltage is the offset voltage, i.e., Vi = Vos.

The magnitude of the difference of the two base currents,  $|I_{BI}-I_{BZ}|$ , when  $V_0=0$  is by definition called the offset current  $I_{OS}$ . The reason there is an offset current is because 1)  $I_{CI} \neq I_{CZ}$  2)  $I_I^3 \neq I_Z^3$ . The reason  $I_{CI} \neq I_{CZ}I_{IS}$  because  $R_{CI} \neq R_{CZ}I_{IS}$ . In can be calculated as follows.  $I_{OS} = |I_{BI}-I_{OZ}| = |I_{CI}/\beta_I - I_{CZ}/\beta_Z|$ 


Let In= Ic and Icz= Ic+ AIc, B= B and  $\beta = \beta + \Delta \beta$ . Then  $I_{OS} = \left| \frac{I_c}{\beta} - \frac{I_{c+\Delta I_c}}{\beta + \Delta \beta} \right| = \frac{I_c}{\beta} \left| 1 - \frac{1 + \Delta I_c/I_c}{1 + \Delta \beta/\beta} \right|$  $= \frac{I_c}{\beta} \left| \frac{\Delta \beta / \beta - \Delta I_c / I_c}{1 + \Delta \beta / \beta} \right| \stackrel{\simeq}{=} \frac{I_c}{\beta} \left| \frac{\Delta \beta}{\beta} - \frac{\Delta I_c}{I_c} \right|$ Since V=0, IciRci = IczRcz. Let Rci=Rc and  $R_{cz} = R_c + \Delta R_c$ .  $I_c R_c = (I_c + \Delta I_c)(R_c + \Delta R_c)$  $I = \left(I + \frac{\Delta E}{T}\right)\left(I + \frac{\Delta R}{R}\right)$  $0 = \frac{\Delta I_c}{I_c} + \frac{\Delta R_c}{R_c} + \frac{\Delta I_c}{I_c} \frac{\Delta R_c}{R_c}$ second-order effect, reglet  $0 \cong \underbrace{\Delta I_c}_{L} + \underbrace{\Delta R_c}_{R}$  $I_{OS} = \frac{I_c}{\beta} \left| \frac{\Delta \beta}{\beta} + \frac{\Delta Rc}{Rc} \right| = \left| I_B \right| \frac{\Delta \beta}{\beta} + \frac{\Delta Rc}{Rc} \right|$ I os worst case =  $I_B \left( \frac{|\Delta\beta|}{\beta} + \frac{|\Delta R_c|}{R_c} \right)$ The smaller Is, the smaller Ios.

Typically ABI = 0.1 and ARc = 0.01. Ios worst case = IB(0.1+0.01) = 0.11 IB

If the two sources are driven from sources of zero resistance, Ios has no effect on the output. However, the situation changes if there is a resistance in either base lead.



The imequal base currents flowing through unequal source resistances produce a differential voltage at the input which results in an error voltage. This is true even when the two source resistaures are equal.



make Vo=0. The resulting [Vil=Vos.


If now SI and SI are opened to will change from O because of differential in\_ put voltage produced by the base currents. Recodiust V: to Vi to make Vo zero again. The I change in Vi is equal to the magnitude of (IB2-IB1) Rs, i.e.,

$$|V_{i}' - V_{i}| = |V_{i}' - V_{os}| = |I_{Bi} - I_{B2}|R_{s} = I_{os}R_{s}$$

$$|I_{os} = |V_{i}' - V_{os}|$$

$$|R_{s}|$$

## Increasing the input resistance




 $I_{c_1} = I_{c_2} = \frac{I_0}{2} \frac{\beta}{1+\beta}$ 

$$I_{c3} = I_{c4} = \frac{I_0}{2} \frac{\beta}{(1+\beta)^2}$$

 $r_{\Pi I} = r_{\Pi 2} = \frac{V_T}{I_{BI}} = \frac{\beta V_T}{I_{CI}} = \frac{2(1+\beta)V_T}{I_0}$ 


$$r_{\Pi 3} = r_{\Pi 4} = \frac{V_T}{I_{B3}} = \frac{\beta V_T}{I_{C3}} = \frac{2(1+\beta)^2 V_T}{I_0} = (1+\beta)r_{\Pi 1}$$

The small-signal circuit is



#### What does source vi see?

Moving from right to left, we obtain the successive equivalent circuits. Assume  $r_0=\infty$ .



#### 10

The input equivalent circuit for v; is:

$$v_{i} = \frac{4 + r_{13} = R_{i}}{V_{2}}$$

$$v_{b3} = \frac{8(1+\beta)^{2} V_{T} = R_{i}}{I_{o}}$$

The input equivalent circuit for v, is

$$v_1 + \frac{4r_{114} 0}{i_{64}} + \frac{v_2}{v_2} + \frac{where}{I_0} = \frac{8(1+\beta)^2 V_T}{I_0}$$

What is the output equivalent circuit?


By inspection of the small-signal circuit we see that

The output equivalent circuit is:

$$\frac{L_0R_c}{8V_T}(v_1-v_2) = \frac{R_c}{2}$$

Alternative derivation


Since  $i_{c1}=(1+\beta)i_{c3}$  and  $i_{c2}=(1+\beta)i_{c4}$ , neglect  $i_{c3}$  relative to  $i_{c1}$  and  $i_{c4}$  relative to  $i_{c2}$ . Use the emitter equivalent circuits of  $Q_3$  and  $Q_4$  and obtain = =



Use the results presented on p94 with  $R_E=\infty$ ,  $R_B=r_{\rm HI}$ ,  $r_{\rm H}=r_{\rm HI}$  and obtain

$$\begin{split} \mathcal{V}_{0} &= \frac{\beta R_{c}}{R_{B} + v_{\Pi}} \left( \underbrace{v_{1} - v_{2}}_{2} \right) = \left. \frac{\beta R_{c}}{4 v_{\Pi I}} \left( v_{1} - v_{2} \right) \right|_{v_{\Pi I} = 2 \frac{(1 + \beta) V_{1}}{I_{0}}} \\ &= \frac{\beta}{1 + \beta} \frac{I_{o} R_{c}}{8 V_{T}} \left( v_{1} - v_{2} \right) \cong \left[ \frac{I_{o} R_{c}}{8 V_{T}} \left( v_{1} - v_{2} \right) \right] \end{split}$$


## Comparing input resistance and gain



Vi sees a resistance of

$$R_{ij} = 2 \pi_{\pi i} = \frac{4(1+\beta)V_{\tau}}{I_{o}}$$

The gain is  $A_{v_i} = \frac{1}{2}g_m R_c = \frac{I_o R_c}{4V_r}$ 



Vi sees a resistance of  $R_{i\lambda} = 4\pi_H = \left| \frac{8(1+\beta)^2 \sqrt{T}}{T_0} \right| = \frac{2(1+\beta) R_{i,1}}{T_0}$ 

The gain is  $A_{v_1} = \left| \frac{\Gamma_0 R_c}{8 V_r} \right| = \frac{1}{2} A_{v_1}$ 

To prevent the transiotors from saturating, Io Rc Vcc-VcEsat+VBE where VBE Yeln Io/2. Note that (IoRc) max = 2 Vcc (For Vc=15V, Avi = 300)

A difference amplifier with active load

VEBY Q4

Ica V VEBY Q7

Ica V VEBY Q4

VI C2

VI C2

VI C2

VBE2

VI C C2

VBE2

VI C C2

VBE2

VI C C2

VBE2

VBE2

QI and Q2 form the input of the differential amplifier. The emitter currents are supplied by the current source Q5 which is controlled by Q6. The load on the output transistor Q2 is the current source Q4 which is controlled by Q3. Q7 supplies the base currents for Q3 and Q4 through -VEE while taking a negligibly small current IB7 away from the collector junction of Q1 and Q3.

to Q4, and IB7=0, then we see by inspection that

V<sub>0</sub>= V<sub>CC</sub>-V<sub>EB4</sub>-V<sub>EB7</sub>
Because I<sub>C7</sub> ≈ 2I<sub>B4</sub> = 2I<sub>C4</sub> / β = I<sub>C4</sub>, we would

expect VEB7 = VEB4 - 0.102.

Because <u>mismatches in the saturation currents</u> have such an important effect on the output level, we calculate Vo with Vij=Viz=O. Then VBEI=VBEZ

$$\begin{cases} I_{c_{1}} = I_{s_{1}} e^{\frac{V_{8E2}}{V_{T}}} (1 + \frac{V_{cc} - V_{EB4} - V_{EB7} + V_{BE2}}{V_{AN}}) \\ I_{c_{2}} = I_{s_{2}} e^{\frac{V_{8E2}}{V_{T}}} (1 + \frac{V_{o} + V_{BE2}}{V_{AN}}) \\ I_{c_{3}} = I_{s_{3}} e^{\frac{V_{EB4}}{V_{T}}} (1 + \frac{V_{EB4} + V_{EB7}}{V_{AP}}) \\ I_{c_{4}} = I_{s_{4}} e^{\frac{V_{EB4}}{V_{T}}} (1 + \frac{V_{cc} - V_{o}}{V_{AP}}) \end{cases}$$

Note that it was assumed  $V_{A1} = V_{A2} = V_{AN}$  and  $V_{A3} = V_{A4} = V_{AP}$ . Also  $I_{B7}$  was assumed 0. Since  $I_{C1} = I_{C3}$  and  $I_{C2} = I_{C4}$ , we obtain  $I_{C2} = I_{C4} = I_{$ 

$$\left\{
I_{S1}e^{\frac{V_{BE2}}{V_{T}}}\left(1+\frac{V_{CC}-V_{EBH}-V_{EB7}+V_{BE2}}{V_{AN}}\right) = I_{S3}e^{\frac{V_{EB4}}{V_{T}}}\left(1+\frac{V_{EB4}+V_{EB7}}{V_{AP}}\right)\right\}$$

$$\left\{I_{S2}e^{\frac{V_{BE2}}{V_{T}}}\left(1+\frac{V_{O}+V_{BE2}}{V_{AN}}\right) = I_{S4}e^{\frac{V_{EB4}}{V_{T}}}\left(1+\frac{V_{CC}-V_{O}}{V_{AP}}\right)\right\}$$

$$\frac{I_{S1}\left(1+\frac{V_{CC}-V_{EB4}-V_{EB7}+V_{BE2}}{V_{AN}}\right)}{I_{S2}\left(1+\frac{V_{O}+V_{BE2}}{V_{AN}}\right)} = \frac{I_{S3}\left(1+\frac{V_{EB4}+V_{EB7}}{V_{AP}}\right)}{I_{S4}\left(1+\frac{V_{CC}-V_{O}}{V_{AP}}\right)}$$

Solving for Vo, we obtain

$$V_{0} \simeq \frac{\left(\frac{I_{S1}}{I_{S2}}\frac{I_{S4}}{I_{S3}}-I\right)V_{AN} + \frac{I_{S1}}{I_{S2}}\frac{I_{S4}}{I_{S3}}\left[V_{CC}\left(1+\frac{V_{AN}}{V_{AP}}\right) + V_{BE2} - V_{EB4} - V_{EB7}\right] - \left[V_{BE2} + \left(V_{EB4} + V_{EB7}\right)\frac{V_{AN}}{V_{AP}}\right]}{V_{AP}}$$

where terms divided by VANVAP have been neglected. If mismatches in Is are small, Vo can be approx. as


After dividing through, this expression simplifies to

$$V_{0} = \left(\frac{I_{S1}}{I_{S2}} \frac{I_{S4}}{I_{S3}} - I\right) \frac{V_{AN}}{I + \frac{V_{AN}}{V_{AP}}} + \left[V_{CC} - (V_{EB4} + V_{EB7})\right]$$

If there were no mismatch, i.e., Is = Is2 and Is3= Is4, the first term in the above expression would be O. However, even a small mismatch in Is's would cause a considerable change in the quiescent value of Vo because the mismatch term is multiplied by a large number, namely 1+VAN/VAP For example, for VAN = 120V, VAP=60V and Isi = [.0] and Isy = (01), Vo becomes  $\frac{V_0 = 0.8 + V_{00} - (V_{EBH} + V_{EBT})}{1}$ 


It is interesting to mote that the emiller current source has negligible effect on the quiescent value of the output voltage. It influences only VEB4 and VEB7. If the two halves of the differential amplifier were perfectly matched, then the current produced by Q5 will divide

evenly resulting in Ic4= In. Correspondingly  $=V_{EB4}-0.102$ 



Since the collector currents remain essentially constant, the transistor parameters do not change appreciably. The result is a transfer curve that is quite straight

## measurement of mismatch



$$\begin{cases} I_{c_{1}} = I_{S1} e^{\frac{V_{BE}}{V_{T}}} \left( 1 + \frac{V_{BE}}{V_{A1}} \right) \\ I_{c_{2}} = I_{S2} e^{\frac{V_{BE}}{V_{T}}} \left( 1 + \frac{V_{BE}}{V_{A2}} \right) \end{cases}$$


Even a 10% mismatch in VA's will hardly have an effect on I's.

$$\frac{I_{cl}}{I_{c2}} = \frac{I_{S1}}{I_{S2}}$$

### Demonstration


- 1. Use ourmeter readings to obtain the Is1 ratio for an IC.
- 2. Show that the Is1 ratio is independent of temperature and value of the collector current
- 3. Repeat 1 and 2 for a discrete pair of transistors.

## L15: Demonstration of differential amplifier with active load




- 1. Display Vo Vs Vi curve
- 2. With matched (Q1,Q2) and (Q3,Q4), Vo=Vcc-VEB4-VEB7 = 10-0.6-0.5 = 8.9 V
- 3. A ±2% mismatch in the Is1/Is2 ratio will result in V= 8.9 ± 0.8 = € 8.1V

In amplifiers having C5's as callecter loads gm, rm, B, and ro do not vary much with the operating point resulting in practically constant gain over the entire dynamic range. This gain can be calculated using the small signal model. (See also discussion on pp 83-86.)



RE represents the output resistance of Q5 current source. Because I<sub>G1</sub> ≡ I<sub>G2</sub> ≅ I<sub>G3</sub> ≅ I<sub>G4</sub>, mo distinction will be made on the rπ's and gm's of these transistons. They will be designated by rπ and gm. The ro's of the NPN transistors will be designated by ron;

similarly ros of PNP transistors will be designated by rop. Although the ros of the transistors rise slightly in value as the collecta-to-emitter voltage varies from ~ 0 to ~ Vac, this secondorder effect will be neglected. Since  $I_{c7} \cong 2I_{c3}$ , rπ7 ≅ prπ/ If the circuit were symmetric about a vertical line through its middle, the auiter voltage <u>ve</u> would have been zero because of the difference-mode excitation. While the bottom half is symmetric, the top half is not. Nonethe less, if the ro's of the NPN transistors were infinite, the lack of symmetry in the collector circuits of Q1 and Q2 wouldn't have mattered because changes in the collector circuits would not then have any effect on the base and emitter circuits, and ve would still have been O. For ron \$= 00, ve will be slightly different from 0. Still, as long as row is large, to a first-order approx. ve can be taken as O, thus desoupling QI and QZ at their emitters and in so doing removing altogher any effect of RE on the differential gain.




The portion of the circuit consisting of Q7 and the bases of Q3 and Q4 can be simplified.

$$\frac{\lambda_{\Pi \eta} = \frac{1}{2}\beta \lambda_{\Pi}}{\lambda_{\Pi \eta}} = \frac{1}{2}\beta \lambda_{\Pi \eta} + \frac{1}{2}\beta \lambda$$

$$\frac{\frac{1}{2}\beta \lambda_{\Pi}}{\lambda_{\eta}} \frac{(1+\beta)\lambda_{\eta} \cong \beta \lambda_{\eta}}{\beta \lambda_{\eta}} + \frac{\lambda_{\Pi}}{2} \lessapprox V_{3}$$

$$--\frac{\frac{1}{2}\beta r_{\text{T}}}{\frac{1}{2}\beta r_{\text{T}}}$$

We now combine this result with the collector equivalent circuit of Q3.



Since 
$$\frac{2}{g_m} \ll roN$$
,  $i_{cl} = g_m \frac{v_{id}}{2}$ 

$$V_{02} = \left(g_{m} \frac{V_{id}}{2} + i_{ci}\right) \frac{r_{ON} r_{OP}}{r_{ON} + r_{OP}} = g_{m} V_{id} \frac{r_{ON} r_{OP}}{r_{ON} + r_{OP}}$$

Using the approx.  $r_0 = \frac{V_A + V_{CE}}{I_c} \cong \frac{V_A}{I_c}$ , we obtain


$$A_{d} \cong \frac{I_{c}}{V_{T}} \frac{\frac{V_{AN}}{I_{c}} \frac{V_{AP}}{I_{c}}}{\frac{V_{AN}}{I_{c}} + \frac{V_{AP}}{I_{c}}} = \boxed{\frac{1}{V_{T}} \left(\frac{V_{AN}V_{AP}}{V_{AN} + V_{AP}}\right)} \begin{cases} \text{See also} \\ \text{pp 85-86} \end{cases}$$

For  $V_{AN} = 120V$ ,  $V_{AP} = 60V$ , and  $V_{T} = 26 \text{ mV}$ , we get  $A_{d} = \frac{1}{26 \times 10^{-2}} \frac{120 \times 60}{180} = 1538$ 


If we assume the Voz vs. Vid curve to be a straight line (see p110) having a slope of 1538, then for  $V_{cc}=15V$  it takes a Vid of  $\frac{15}{1538}V\cong 10\,\text{mV}$  to drive the output from 0 to 15V.

## Determination of the common-mode gain


Again, even though the circuit is not symmetric, we can argue that the current between the emillers is D if the owlput resistance RE of the Q5 current source is split as shown below.



The upper portion of the circuit consisting of Q3, Q4, and Q7 can again be simplified to the equivalent circuits shown for the differential mode excitation in upper left column on this page. The resulting circuit is shown on next page.



Because row is so much smaller than the resistance following it, practically all of ve appears at the emitters. Stated differently, letting row to equal zero does not adversely affect the responses of the circuit. Similarly the 2/gm resistor can be replaced with a short circuit. The result is



By inspection of the left half of the circuit we see that

$$\begin{cases}
\mathcal{V}_{c} = (1+\beta)i_{b_{1}} \frac{ron 2l_{E}}{ron + 2l_{E}} \\
i_{c_{1}} = \beta i_{b_{1}} - \frac{\mathcal{V}_{c}}{ron}
\end{cases}$$

Solving for ice we obtain

The right half of the circuit will be solved by using the principle of superposition.

$$\frac{1}{\sqrt{100}} = \frac{1}{\sqrt{100}} = \frac{1$$

iba= iba1+ iba2+ ib23

Voc= Voc1+ Voc2 + Voc3

Substitude for ic, in the first equation and solve for ibz. Using this ibz and ic, solve the second equation for voc. The result is

 $V_{oc} = 0$ 

It should be emphasized that mo algebraic approximations were made in arriving at this remarkable result. Note that the zero output is independent of the output resistance of the current source transistor Q5. Consequently the common-mode-rejection-ratio of this amplifier would be infinite.

## Offset voltage calculation

The expression for the quiescent value of the output with both input bases grounded was derived on p110. It is reproduced here for convenience.

gain The expression for the differential-mode swas derived on p 115 and is reproduced here for convenience.

$$A_d = \frac{1}{V_T} \frac{V_{AN} V_{AP}}{V_{AN} + V_{AP}}$$

To drive the output to its quiescent value (under perfectly matched conditions) of Vcc-(VEB4+VEB7) requires that an offset voltage be introduced at the input of

the differential amplifier. This voltage can be obtained by dividing the output offset voltage with the differential gain.

$$V_{OS} = \frac{\left(\frac{I_{S1}}{I_{S2}} \frac{I_{S4}}{I_{S3}} - I\right) \left(\frac{V_{AN} V_{AP}}{V_{AN} + V_{AP}}\right)}{\frac{1}{V_{T}} \left(\frac{V_{AN} V_{AP}}{V_{AN} + V_{AP}}\right)}$$

$$V_{OS} = V_{T} \left[\left(\frac{I_{S1}}{I_{S2}}\right) \left(\frac{I_{S4}}{I_{S3}}\right) - I\right]$$

To simplify, let  $I_{S2}=I_{SN}$ ,  $I_{S1}=I_{SN}+\Delta I_{SN}$ ,  $I_{S3}=I_{SP}$ ,  $I_{S4}=I_{SP}+\Delta I_{SP}$ . Then


$$V_{os} = V_T \left[ \left( 1 + \frac{\Delta I_{sN}}{I_{sN}} \right) \left( 1 + \frac{\Delta I_{sP}}{I_{sP}} \right) - 1 \right]$$

$$V_{os} \cong V_T \left( \frac{\Delta I_{SN}}{I_{SN}} + \frac{\Delta I_{SP}}{I_{SP}} \right)$$

$$V_{\text{os worst case}} = V_{T} \left( \frac{|\Delta I_{\text{SN}}|}{I_{\text{SN}}} + \frac{|\Delta I_{\text{SP}}|}{I_{\text{SP}}} \right)$$

If saturation current mismatches can be held within 1%, then Vos wnstase  $\leq 0.52 \text{mV}$ . It would take an input voltage of  $\pm 0.52 \text{mV}$  to drive the output to 0.


## Improving the circuit further




 $R_1$  allows us to use a smaller R to establish  $L_0$ . Also it makes the output resistance of Q5 higher (see also discussion presented on pp71-72).

R2 forces a better match of the collector currents of Q3 and Q419t also makes the output resistance of Q4 (active load) higher thereby increasing the differential gain.


#### A current mirror



If IB3 is neglected, Ic1=Icz as shown




A current différence complifier using a single supply



# FUNDAMENTALS & APPLICATIONS OF ANALOG INTEGRATED CIRCUITS

PART I LOW FREQUENCY ANALYSIS & DESIGN




Study Guide for

MODULE D Class A, B, & AB Output Stages & the μA741 Operational Amplifier



Colorado State University Engineering Renewal & Renewal & Growth Program

## 16: Class-A emitter-follower output stage



 $I_o = \frac{2V_{CC} - V_{BE}}{R}$ 

V<sub>A</sub> assumed ∞. Q1 and Q2 matched.

$$V_{i} \circ V_{cc} \qquad V_{o} = V_{i} - V_{be}$$

$$= V_{i} - V_{T} \ln \frac{I_{c}}{I_{s}}$$

$$= V_{i} - V_{T} \ln \frac{I_{c}}{I_{s}}$$

$$V_{be} = V_{o} = V_{i} - V_{cc} \ln \frac{I_{c}}{I_{s}}$$

$$V_{o} = V_{i} - V_{cc} \ln \frac{I_{c}}{I_{s}}$$

$$V_{o} = V_{i} - V_{cc} \ln \frac{I_{c}}{I_{s}}$$

 $V_{0} = V_{i} - V_{T} \ln \frac{I_{0}}{I_{S}} \left(1 + \frac{V_{0}}{I_{0}R_{L}}\right) = V_{i} - V_{T} \ln \frac{I_{0}}{I_{S}} - V_{T} \ln \left(1 + \frac{V_{0}}{I_{0}R_{L}}\right)$ 

 $V_o = V_i - V_{BE} - V_T ln \left( 1 + \frac{V_o}{I_o R_L} \right)$   $I_c = I_o + \frac{V_o}{R_L}$ 

As Vi increases Vo and Ic increase until either Q gets sat. (at which time Vo=Va-Vasat) or maximum allowable current Icmax for Q is reached (at which time Vo=(Icmax-IJRL).

As Vi decreases Vo and Ic decrease until either Q gets cut off (at which time Vo = - Io R) or the current source transistor Q1 gets sat (at which time Vo = - Vac + Vac Esat).

Vo Vs. Vi, Ic vs. Vi, and Ic vs. VcE curves
There are 3 cases (excluding the Icmorphism).

1 Q gets cut off and QI gets sat. for the same negative value of Vi. This requires

That Vo=-IoR\_=-Vcc+Vcesat


IoR\_=Vcc-VcEsat

## a) The Vo vs. Vi curve

$$V_{0} = V_{i} - V_{BE} - V_{T} ln \left( 1 + \frac{V_{o}}{I_{D}R_{L}} \right)$$

$$= V_{i} - V_{BE} - V_{T} ln \left( 1 + \frac{V_{o}}{V_{cc} - V_{CE}sat} \right)$$

The logarithmic term is negligible.



Error caused by neglected log. term.

sion of Ic= Is(e VBE/VT 1) cutoff is achieved only when VBE=-00 which requires Vi=-00. This is why we consider it adequate for % to be at 99% of its cutoff value. Note that the error is negligible even when it assumes its greatest magnitude at the ex-treme ends of the linear curve.


Remarks 1) If Vi= Vm sinut, it takes a smaller Vm to sat Q1 than to sat Qor stated differently the upper limit on Vm is set by the saturation of the current souce Q1. (to sat Q.)

2) lo get Vomax = Vac - VacEsaty, Vi needs to swing to Vec-VCBsat+VBE which is larger than Vcc. This will be impossible to achieve if the driver stage producing Vi is itself supplied by the same Vcc.

3) (Peak -to-peak swing)= 2 (Vcc-VcEsat)= 2/cc

the output waveform is shifted down by Yes

#### b) The Ic Vs. Vi curve



C) The Ic vs Vc curve - the load line


$$I_{c} = I_{o} + \frac{V_{o}}{R_{L}} = I_{o} + \frac{V_{cc} - V_{cE}}{R_{L}}$$

$$2I_{o} - Q \text{ sat.}$$

$$I_{o} - Q \text{ sat.}$$


$$V_{RE} = Q \text{ point}$$

$$V_{cesat} = Q \text{ sat.}$$




b) The Irvs. Vicurve

$$I_{c} = I_{o} + \frac{V_{i} - V_{BE}}{R_{L}}$$



c) The Ic Vs. VcE curve—the load line

$$I_c = I_o + \frac{V_{cc} - V_{ce}}{R_L}$$




If we assume \( \forall \text{Esat} \cong 0 \) maximum peak
to-peak sinusoidal \( \begin{array}{c} \text{ewrest swing of 2I\_0} \) \( \text{voltage owing of 2I\_0R\_L} \) \( \text{can} \)


be obtained about the Q point. Note that the voltage swing is less than 2Vcc because \( \text{ToR\_L} \end{array} \)

3 Q1 gets saturated for some negative value of V: while Q remains active. This requires that IoR\_> Vcc-VcEsat


a) The Vo vs. Vi curve



#### b) The Ic vs. Vi curve



#### C) The I vs. Vc curve - the load line



If we assume { VBE = 0 }, a maximum peak-

to-peak sinusoidal { current swing of 2 Vcc } can be voltage swing of 2 Vcc } can be obtained about the Q-point. Note that the current swing is less than 2 Io because Io > Vcc.

Small-signal gain calculation

 $V_0 = V_i - V_{be} = V_i - V_T \ln \frac{I_c}{I_s} = V_i - V_T \ln \frac{I_e}{I_s}$   $= V_i - V_T \ln \left( \frac{I_o + V_o/R_i}{I_s} \right) + \text{equation for transfer charac}$   $A_i = dV_0 - 1 \quad V_i \quad \frac{dV_0}{dV_i} / I_s R_L |_{-1} - \frac{V_T}{dV_0} \frac{dV_0}{dV_0}$ 


Av = 
$$\frac{dV_0}{dV_i} = 1 - V_T \frac{\frac{dV_0}{dV_i}/I_sR_L}{(I_0 + V_0/R_L)/I_s} = 1 - \frac{V_T}{I_cR_L} \frac{dV_0}{dV_i}$$

Solving for  $\frac{dV_0}{dV_i}$  we obtain

$$\frac{dV_{o}}{dV_{i}} = \frac{1}{1 + V_{T}/I_{4}R_{L}} = \frac{1}{1 + 1/g_{m}R_{L}} = \frac{g_{m}R_{L}}{1 + g_{m}R_{L}}$$

#### Method 2

Small-signal analysis circuit is



Resistance facing  $R_{\perp} \cong \underbrace{\frac{V_{T}}{g_{m}}}_{\text{small throughout}}$ 

The gain depends on  $g_m$  which depends on the operating point  $I_c$ . Let us now calculate the gain at three different operating points for the case when  $I_oR_L = V_{cc} - V_{cEsat} \cong V_{cc} = 15 \text{ V}$ .

$$A_{v} = \frac{1}{1 + \frac{V_{T}}{I_{e}R_{L}}} = \frac{1}{1 + \frac{I_{o}}{I_{e}} \frac{V_{T}}{V_{cc}}} \qquad I_{e} = I_{o} + \frac{V_{cc} - V_{cE}}{R_{L}} 2I_{o} - \frac{V_{E}}{R_{L}}$$


$$V_{i} \approx V_{cc} (I_{e} = 2I_{o}) = \frac{1}{1 + \frac{1}{2} \frac{V_{T}}{V_{cc}}} = \frac{0.999}{0.998}$$

$$A_{v} = \frac{V_{i} \approx 0 (I_{e} = I_{o})}{V_{i} \approx -V_{cc} (I_{e} = 0.01I_{o})} = \frac{1}{1 + 10 \frac{V_{T}}{V_{cc}}} = \frac{0.983}{1 + 100 \frac{V_{T}}{V_{cc}}}$$

$$V_{i} \approx -V_{cc} (I_{e} = 0.01I_{o}) = \frac{1}{1 + 100 \frac{V_{T}}{V_{cc}}} = \frac{0.853}{1 + 100 \frac{V_{T}}{V_{cc}}}$$

As long as operation near cutoff is excluded, the small-signal gain varies about 1% throughout the entire dynamic range of the amplifier. Hence, even for large signals covering the entire dynamic range, distortion will be small.

## Class-A output stage demonstration




$$I_{\text{omin}} \cong \frac{20-0.6}{36.4} = 0.53 \text{ mA}$$

#### <u>Show</u>

- 1. Linearity
- 2. Dynamic range
- 3. Unity gain
- 4. Output offset
- 5. Effect of To
- 6. Neg. output limit being reached before positive limit
  7. Input and output waveforms


Justput power



As Vi varies, Voe will change slightly. Neglect this variation and assume Ybe BE.

$$\begin{cases} V_{o} = V_{m} \text{ suwt} \\ I_{c} \cong I_{o} + \frac{V_{o}}{R_{L}} = I_{o} + \frac{V_{m}}{R_{L}} \text{ suwt} \\ V_{ce} = V_{cc} - V_{o} = V_{cc} - V_{m} \text{ suwt} \end{cases}$$

P(t)=Vo = Vm sin wt P=average power 是出个



How much can voltage and current swing?

For 
$$R_L > \frac{V_{CC} - V_{CE} sat}{I_0}$$
 (load line 2)  
 $(I_m)_{max} < I_0$ 

For 
$$R_L < \frac{V_{cc} - V_{cesat}}{I_o}$$
 (load line3)  
 $(V_m)_{max} < V_{cc} - V_{cesat}$ 

Thus, the maximum swing is limited either for current or for voltage resulting in  $(\overline{P}_L)_{max} < \frac{1}{2}(V_{CC}-V_{CESat})I_0$  for these two cases.

# Power conversion efficiency

 $\eta = 100 \frac{\text{Average power delivered to load}}{\text{Average power supplied to circuit}}$   $= 100 \frac{\overline{P_L}}{\overline{P_S}}$ 

$$P_L(t) = \frac{V_m^2}{R_L} \sin^2 \omega t$$
  $P_L = \frac{1}{2} \frac{V_m^2}{R_L}$ 

$$P_s(t) = P_{V_{cc}}(t) + P_{$$

where  $P_{Vcc}(t)$  = power delivered by the  $V_{cc}$  source.  $P_{-Vcc}(t)$  = power delivered by the  $-V_{cc}$  source.

$$\frac{P_{V_{cc}}(t) = V_{cc} I_c \cong V_{cc} (I_o + \frac{V_o}{R_L}) = V_{cc} (I_o + \frac{V_m}{R_L} suiwt)}{P_{V_{cc}} = V_{cc} I_o}$$


$$P_{-V_{cc}}(t) = (-V_{cc})(-\Gamma_0) = V_{cc}\Gamma_0$$

$$\eta = 100 \frac{\overline{P_{L}}}{\overline{P_{Vcc}} + \overline{P_{Vcc}}} = 100 \frac{\frac{1}{2} V_{m}^{2} / P_{L}}{V_{cc} I_{o} + V_{cc} I_{o}} = 25 \frac{V_{m}^{2} / P_{C}}{V_{cc} I_{o} R_{L}^{2}}$$

The maximum possible value of Vm is (Vcc-VcEsat) provided that  $R_L \ge \frac{Vcc-VcEsat}{L_S}$ . The maximum power conversion efficiency occurs when  $V_m$  is at its maximum possible value which is  $(Vac-VcEsat)/I_S$ . Hence,


$$\gamma_{\text{max}} = 25 \frac{\left(V_{\text{CC}} - V_{\text{CESat}}\right)^2}{V_{\text{CC}}I_o\left(V_{\text{CC}} - V_{\text{CESat}}\right)/I_o} = 25\left(1 - \frac{V_{\text{CESat}}}{V_{\text{CC}}}\right) = 25\%$$

Stated differently, at least 75% of the power supplied to the circuit is wasted as heat in Q and Q1.




$$\begin{cases} I_c = I_{o} + \frac{V_m}{R_L} \text{ sinut} \\ V_{ce} = V_{cc} - V_m \text{ sinut} \\ V_{ce} = V_{cc} + V_m \text{ sinut} \end{cases}$$


 $P_{QI} = I_0 V_{CEI} = I_0 (V_{CC} + V_{m} \sin \omega t)$   $P_{QI} = I_C V_{CE} = (I_0 + \frac{V_m}{R_L} \sin \omega t)(V_{CC} - V_m \sin \omega t)$   $= I_0 V_{CC} - \frac{V_m^2}{R_L} \sin^2 \omega t + V_m (V_{CC} - I_0) \sin \omega t$   $\{ \vec{P}_{QI} = I_0 V_{CC} \} \text{ independent of signal} \}$   $\{ \vec{P}_{QI} = I_0 V_{CC} \} \text{ independent of signal} \}$ the loss is the power dissipated in  $Q_0$ .



#### Average power-flow diagraeu




Q dissipates the least power when  $V_m$  is largest while  $R_L$  is the smallest. This occurs when  $I_0R_L = V_{CC}$  and  $V_m = V_{CC}$  in which can see have



At what point does Q dissipate the most power? The instantaneous power dissipated in Q for any signal waveform is

 $P_{\alpha}(t) = I_{c} V_{ce} = \left(I_{o} + \frac{V_{cc} - V_{ce}}{R_{L}}\right) V_{ce}$ 


The Pa(t) vs. Vce curve is a parabola with Vce axis intercepts at Vce=0 and Vce=Vcc+IoPL as shown below.



Maximum instantaneous power is dissipated in Q every time Vcelt) assumes the value of  $\frac{1}{2}(Vcc+IoR)$  which results in

#### Designating the maximum power dissipation points on the load line:

When  $v_i(t)=0$ ,  $v_o(t)=0$ . At these times  $I_c(t)=I_o$  and  $V_{ce}(t)=V_{cc}$ . These values do not depend on  $R_L$ . As before, we consider 3 cases:  $I_oR_L=V_{cc}$ ,  $2I_oR_L>V_{cc}$ , and  $3I_oR_L< V_{cc}$ . (These results are based on the assumption that  $V_{ce}$ sat  $\leq 0$ .)




The point of maximum power dissipation occurs when vi(t) drives the transistor to the midpoint on its load line provided the midpoint is within the boundaries set by Vce max=24cc

and  $I_c = I_{cmax}$  which represents the maximum permissible collector current. For  $\infty \ge R_L \ge \frac{V_{cc}}{I_o}$ ,  $p(t)_{max}$  occurs for  $2V_{cc} \ge V_{cc} \ge V_{cc}$  and  $I_o \ge I_c \ge 0$ . For  $\frac{V_{cc}}{I_o} \ge P_L \ge 0$ ,  $p(t)_{max}$  occurs for  $V_{cc} \ge V_{ce} \ge 0$  and  $I_o \le I_c \le I_{cmax}$ .

It should also be clear that for


- 1.  $R_L = \frac{V_{CL}}{I_0}$ , the maximum inst. power dissipation occurs at the quiescent point, i.e., when  $N_i(t) = 0$ .
- 2.  $R_L > V_{CC}$ , the max. nist. power dissipation occurs for  $v_i(t) < 0$ .
- 3. PL < Vcc, the max inst power dissipation occurs for Vi(t)>0.
- 4. Regardless of the value of PL, power dissipation in Q falls of on either side of the max. inst. power dissipation point. Moreover, the reduction is symmetric about the midpoint of the load line as the parabola shown on the previous page clearly demostrates.





Vi= Vm sin wt


Sketch the instantaneous power dissipation in Q as a function of time for  $V_m = 5V$  and  $V_m = 10V$ .

Solution: Draw the load line.









. သ

In a class-A amplifier, the transistors conduct all the sline. as a result

1. 25% efficiency is achieved at best

2. Power is wasted at standby


3. The transistors must operate at higher temperatures than necessary to deliver a prescribed power to the load.

In a class-Bamplifier, the transistors conduct half the time. as a result


1. Efficiencies as high 78.6% can be

2. No power is wasted at standby
3. The transistors operate at a lower
temperatures thereby lowering failure


Class-B emitter follower output stage



Since Vbei+Veb2=0, when one voltage is positive, the other must be negative. Heure, only one of the transistors is on at a given time; the other one is off. assume Vi>O, which assures that QI is on and Q2 off.




# Power calculations neglecting crossover diotortion.




Regardless of Vi waveform

 $P_{Qi}(t) = I_{Ci}V_{Cei} \cong \frac{V_0}{R_L}V_{Cei} = (\frac{V_{CC}-V_{Cei}}{R_L})V_{Cei}$  Where  $V_{Cei}$  is in general a function of t.



Maximum dissipation in Q1 (as well in Q2) occurs when Vce's are \frac{1}{2}Vcc.



When  $V_{i=0}$ ,  $V_{cel}=V_{cc}$ ,  $I_{cl=0}$ . for QlMaximum power dissipation point is at the mid point of the load line regardless of the waveform of  $V_{i}$ .

The wavetorm of  $v_i$ .

For  $V_i = V_m \sin \omega t$ ,  $V_0 = V_m \sin \omega t$ ,  $V_{cel} = V_{cc} - V_m \sin \omega t$   $I_{cl} = \begin{cases} \frac{V_m}{R_L} \sin \omega t & V_i > 0 \\ 0 & V_i < 0 \end{cases}$   $P_{RL}(t) = \frac{V_0^2}{R_L} = \frac{V_m}{R_L} \sin^2 \omega t \qquad P_{RL}(t) = \frac{1}{2} \frac{V_m}{R_L}$   $P_{Vcc}(t) = V_{cc} I_{cl} = \begin{cases} V_{cc} V_m \sin \omega t & V_i > 0 \\ 0 & V_i < 0 \end{cases}$   $P_{Vcc}(t) = \frac{1}{11} V_{cc} V_m = P_{Vcc}(t)$   $M = 100 P_{RL} = 100 \frac{1}{2} \frac{V_m}{R_L} = \frac{25 \pi V_m}{V_{cc}} \frac{9}{2} V_{cc} V_m$   $M_{max} = M_{Vm} = V_{cc} = 25 \pi = 78.6 \%$ 

#### Average power-flow diagram

$$\frac{\overline{P}_{Vcc}}{\overline{P}_{R_L}} = \frac{1}{2} \frac{V_m}{R_L}$$

$$\frac{\overline{P}_{R_L}}{\overline{P}_{R_L}} = \frac{1}{2} \frac{V_m}{R_L}$$

$$\frac{P_{Q_1}(t)}{P_{Q_1}(t)} = \frac{V_{Q_1}(t)}{V_{Q_1}(t)} = \frac{V_{Q_1}(t)}{V_{Q_1}(t)} = \frac{V_{Q_1}(t)}{V_{Q_1}(t)} = \frac{V_{Q_1}(t)}{V_{Q_1}(t)}$$

$$\frac{V_{Q_1}(t)}{P_{Q_1}(t)} = \frac{1}{2} \frac{V_m}{R_L} V_{Q_1} - \frac{1}{2} \frac{V_m}{R_L} V_{Q_1} + \frac{1}{2} \frac{V_m}{R_L} V_{Q_1} + \frac{1}{2} \frac{V_m}{R_L} V_{Q_1} + \frac{1}{2} \frac{V_m}{R_L} V_{Q_1}$$

$$\frac{1}{2} \frac{V_m}{R_L} \left( \frac{V_{Q_1}}{V_1} - \frac{V_m}{V_1} \right) + \frac{1}{2} \frac{V_m}{R_L} V_{Q_1} + \frac{1}{2} \frac{V_m}{R_L} V_{Q_2} + \frac{1}{2} \frac{V_m}{R_L} V_{Q_1}$$

$$\frac{1}{2} \frac{V_m}{R_L} \left( \frac{V_{Q_2}}{V_1} - \frac{V_m}{V_1} \right) + \frac{1}{2} \frac{V_m}{R_L} V_{Q_2}$$

$$\frac{1}{2} \frac{V_m}{R_L} \left( \frac{V_{Q_2}}{V_1} - \frac{V_m}{V_1} \right) + \frac{1}{2} \frac{V_m}{R_L}$$

$$\frac{1}{2} \frac{V_m}{R_L} \left( \frac{V_{Q_2}}{V_1} - \frac{V_m}{V_1} \right) + \frac{1}{2} \frac{V_m}{R_L}$$

$$\frac{1}{2} \frac{V_m}{R_L} \left( \frac{V_{Q_2}}{V_1} - \frac{V_m}{V_1} \right) + \frac{1}{2} \frac{V_m}{R_L}$$

$$\frac{1}{2} \frac{V_m}{R_L} \left( \frac{V_{Q_2}}{V_1} - \frac{V_m}{V_1} \right) + \frac{1}{2} \frac{V_m}{R_L}$$


Power dissipated in Q1 and Q2 is zero when  $V_m=0$ . As  $V_m$  is increased from zero, power dissipation increases and reaches a maximum value. Further increase in  $V_m$  decreases the average power dissipation. The maximum occurs when


 $\frac{V_{m} = \frac{2}{\pi} V_{cc} \text{ resulting in}}{\overline{P}_{Q_{1} \text{ max}} = \frac{2}{\pi} \frac{V_{cc}}{R_{L}} \left( \frac{V_{cc} - \frac{1}{4} \frac{2}{\pi} V_{cc}}{\pi} \right) = \frac{V_{cc}}{\pi^{2} R_{L}}$ 

On the other hand, maximum power delivered to the load occurs for Vm=Vcc resulting in


Perce Palmox = 2 P Ralmox = 2 P Tr Lmax

Thus, for a maximum average power output of 10w, Q1 and Q2 must be able to distipate <sup>2</sup>/<sub>T2</sub>×10 ≈ 2w of average power.





Vio= VT-ln Ic3/Is3 ≈ 600 mV




$$V_{omax} = (I + \beta) I_{BI} R_{L} = (I + \beta) \left[ \frac{V_{CC} - V_{BEI}}{R + (I + \beta)R_{I}} R_{L} \right]$$

$$= \frac{V_{CC} - V_{BEI}}{R_{L} + \frac{R}{I + \beta}} \left| \begin{array}{c} \times R_{L} \\ R = 20K \\ \beta = 100 \end{array} \right| = \frac{0.98 \left( V_{CC} - V_{BEI} \right)}{R_{L} = 1K}$$

Note that it is impossible to sat. QI. Even for RL very large VCEI = VCC - Vomax = VBEI.

To determine Vomin (Q3 sat)




Vomin = - VCC + VCE3 sat + VEBZ It is impossible to sat Q2 either because

Veca = Vomin + Vcc = VcE3 sat + VEBZ > VcE2 sat When 6>0 (Vo(0), the base of Q1 (Q2) loads the collector of Q3. Since BNPN>BNP, the loading is unequal. This plus the exponential dependence of the transfer characteristics of the driver stage  $= \frac{V_{CC} - V_{BEI}}{R_{L} + \frac{R}{I + \beta}} \left| \begin{array}{l} \times R_{L} \\ R = 20K \\ R = 100 \end{array} \right| \times R_{L} = \frac{0.98 \left( V_{CC} - V_{BEI} \right)}{0.83 \left( V_{CC} - V_{BEI} \right)} \left| \begin{array}{l} \text{result in an overall transfer characteristic that} \\ \text{distortion). This is particularly noticeable for low values} \\ \text{at D. Earth.} \right|$ result in an overall transfer characteristic that of R. Feldback from the output stage to the driver stage linearizes the overall characteristic.


#### L18: Class-AB output stage

In the class-A amplifier, the transistors conduct all the time. In the class-Bamplifier, the transistors conduct half the time. In the class-AB amplifier the transistors are biased such that they conduct more than half the time but not all the time. The circuit given below shows how this is achieved.



The input is applied between base of  $Q_2$  and ground. The voltage  $V_{bb}$ , which is produced across diode-connected transistors driven by a current source (to be shown shortly), assures that both transistors are on when  $|V_i|$  is small. In particular when  $V_0=0$ ,  $I_{ci}=I_{cz}$ , and hence  $V_{bei}=V_{ebz}$  (assuming complementary

transistors so that  $I_{SNPN} = I_{SPNP} = I_{S}$ ). Since the relationship  $V_{bb} = V_{be1} + V_{eb2}$  is always valid,  $V_{be1} = V_{eb2} = \frac{1}{2}V_{bb}$  and therefore  $V_i = -\frac{V_{bb}}{2}$ . Thus, a small negative voltage must be put in to drive the output to zero. For  $V_i = 0$ , the output is slightly positive:  $V_0 = V_{eb2}$ . As  $V_i$  is increased from 0,  $V_{be1}$  goes up while  $V_{eb2}$  goes down but their sum remains constant at  $V_{bb}$ . Since,  $I_{c1} = I_{SE} \stackrel{V_{be}}{\vee_{T}}$  and  $I_{c2} = I_{SE} \stackrel{V_{eb2}}{\vee_{T}} = I_{SE} \stackrel{V_{be1}}{\vee_{T}}$ , we can plot both  $I_{c1}$  and  $I_{c2}$  as a function of  $V_{be1}$  as shown below



By controlling Vbb, the quiescent values of Ici and Ici (corresponding to Vo=0) can be controlled. The larger Vbb, the more the Ici curve is shifted to the right and therefore the more the

the quiescent values of the collector currents, thus approaching class-A type of operation. On the other hand, if Vbb=0, class-B operation results.

# Effect of Yob on transfer characteristic

$$V_0 \cong R_L(I_{c_1} - I_{c_2}) = R_L I_s \left( e^{\frac{V_{bej}}{V_T}} - e^{\frac{V_{eb2}}{V_T}} \right)$$

$$= R_L I_s \left( e^{\frac{V_{bb} - V_{eb2}}{V_T}} - e^{\frac{V_{eb2}}{V_T}} \right)$$

Suice Vo=Veba+Vi, we can write

$$V_{0} = R_{L}I_{S}\left(e^{\frac{V_{bb}-V_{0}+V_{i}}{V_{T}}} - e^{\frac{V_{0}-V_{i}}{V_{T}}}\right)$$

$$= R_{L}I_{S}e^{\frac{1}{2}\frac{V_{bb}}{V_{T}}}\left(e^{\frac{V_{i}-V_{0}+\frac{1}{2}V_{bb}}{V_{T}}} - e^{-\frac{V_{i}-V_{0}+\frac{1}{2}V_{bb}}{V_{T}}}\right)$$

$$V_0 = 2R_L e^{\frac{1}{2}V_{bb}/V_T} \sinh\left(\frac{V_i - V_0 + \frac{1}{2}V_{bb}}{V_T}\right)$$

This equation cannot be solved explicitely for Vo. However, it can be solved explicitely for Vi.

$$V_{i} = -\frac{1}{2}V_{bb} + V_{o} + V_{T} \sinh^{-1}\left(\frac{V_{o} e^{-\frac{V_{bb}}{2V_{T}}}}{2 I_{s} R_{L}}\right)$$

This equation results in a transfer characteristic (Vo Vs Vi curve) that behaves like an odd function about  $V_{i=-\frac{1}{2}}V_{bb}$ 


The Y-sinh ( $\sqrt{2^{\frac{1}{2}}}$ ) term is responsible for the crossover distortion. It has the most pronounced effect when  $V_{bb} = 0$ , which of course results in class-B operation. As  $V_{bb}$  is increased from 0, this term becomes less and less significant because  $e^{-\frac{1}{2}\frac{V_{bb}}{V_{bb}}}$  becomes smaller. As a result, crossover distortion is reduced for  $V_{bb}$  large mough, the distortion is practically eliminated. The transfer characteristic their becomes

Vo = Vi+ 1 Ybb

which represents a straight line of unity slope shifted up by ½ Vbb.

The exact equation that includes the sinh term is plotted accurately on the next page. Note the straight line behavior for Vbb large.





#### Requirement for reduction of crossover distortion

A measure of the amount of crossover distortion can be obtained by evaluating the slope of the transfer characteristic at Vo=0 and Vi= 2 Vob which represents the line of symmetry.

$$V_{0} = 2R_{L}I_{S}e^{\frac{1}{2}\frac{V_{bb}}{V_{T}}}sinh\left(\frac{V_{i}-V_{0}+\frac{1}{2}V_{bb}}{V_{T}}\right)$$

$$\frac{dV_{0}}{dV_{i}} = 2R_{L}I_{S}e^{\frac{1}{2}\frac{V_{bb}}{V_{T}}}\left(\frac{1-\frac{dV_{b}}{dV_{i}}}{V_{T}}\right)cosh\left(\frac{V_{i}-V_{0}+\frac{1}{2}V_{bb}}{V_{T}}\right)$$

$$\frac{dV_{0}}{dV_{i}} = \frac{\left(2R_{L}I_{S}e^{\frac{1}{2}\frac{V_{bb}}{V_{T}}}/V_{T}\right)cosh\left(V_{i}-V_{0}+\frac{1}{2}V_{bb}\right)/V_{T}}{1+\frac{2R_{L}I_{S}e^{\frac{1}{2}\frac{V_{bb}}{V_{T}}}}{V_{T}}cosh\left(\frac{V_{i}-V_{0}+\frac{1}{2}V_{bb}}{V_{b}}\right)}$$

$$\frac{dV_{0}}{dV_{i}} = \frac{2R_{L}I_{S}e^{\frac{1}{2}\frac{V_{bb}}{V_{T}}}/V_{T}}{1+2R_{L}I_{S}e^{\frac{1}{2}\frac{V_{bb}}{V_{T}}}/V_{T}} = \frac{1}{2R_{L}I_{S}e^{\frac{1}{2}\frac{V_{bb}}{V_{T}}}}$$


$$\frac{dV_{0}}{dV_{i}} = \frac{2R_{L}I_{S}e^{\frac{1}{2}\frac{V_{bb}}{V_{T}}}/V_{T}}{1+2R_{L}I_{S}e^{\frac{1}{2}\frac{V_{bb}}{V_{T}}}/V_{T}} = \frac{1}{2R_{L}I_{S}e^{\frac{1}{2}\frac{V_{bb}}{V_{T}}}}$$

The closer the value of the slope to unity at the midpoint of crassover, the less the distortion.

For various values of  $V_{bb}$ , the slope at crossover is given below for  $I_S=10^{-15}A$  and  $R_L=1K$ .

12 V66	0.60	0.65	0.70
dVo dVi at crossover	0.447	0.847	0.974

Except for Vbb=0, the transfer curve is not symmetric about Vi=O. As a result, as Vib is increased from 0, an input me wave of fixed amplitude will produce an output sine wave the positive portion of which progressively moves up while the lower portion remains at the same level.



As a result, for Vbb>0, the average value of the original is not 0. When the crossover distrition is negligible, the dc shift is \$ 166.

# 


Q3 is a current source the value of which is fixed by Q4.  $I_0 = (2V_{CC} - V_{EB})/R \cdot \text{Yf we neglect}$  lect the base current taken by Q1, then

 $V_{bb} = 2V_d = 2V_T - ln \frac{I_o}{I_s}$ 

Thus by changing the value of Io, Vbb can be controlled. However, if Io is made too low, the current taken by the base of QI when Vi goes to a large positive value cannot be neglected (relative to Io) particularly for heavy loads (low values of RL). Thus as Vi


goes more and more positive, a progressively larger portion of Io is shoulded to the base of QI thereby reducing the current through the diodes. This results in lower Vbb for Vi>O. (For Vi<O, the base current of Q2 is supplied by the signal source Vi.) Indeed, In can become current limited if all of Io is used to supply Ibi in which case  $V_0 = (I + \beta) I_0 R_L$ 

Any further increase in Vi produces no change in Vo. The result is a flattening of the transfer curve as shown below.




An increase of Io or clearease in the load (larger R) reduces this immanted distortion for Vilarge.

# Class-AB amplifier demonstration




$$I_0 = \frac{20 - 0.6}{97} = 0.2 \text{ mA}$$

As a function of R show { Vo and Vi waveforms Vbel and Vebz Vs Vi



at Vi = 2V , Vbei - Vbez = 240 mV. This means Ic = 10 Icz if ISNPN = ISPNP .

#### More flexible control of Vbb



When  $V_0=0$ ,  $I_{c1}=I_{c2}$  and therefore Vbel=Vebz== 12 Vbb which occurs for Vi=-12 Vbb. Assuming Ib, regligible relative to Io, we can evaluate Vbb.

Vbb = 2 VT lu Io = Two diode voltages The resulting collector currents are  $I_{c_1} = I_{c_2} = I_s e^{\frac{1}{2} \frac{s_p}{V_T}} = I_s e^{\ln \frac{1}{2} s_p} = I_o \left( \frac{I_s}{I_{so}} \right)$ 

As is generally the case, the saturation currents Is of the output transistors are larger

than the saturation currents Iso of the diades or diode connected transistors. For  $I_s = 5I_{SD}$ ,

$$I_{c1} = I_{c2} = 5I_0$$

To make these standy collector currents small, To must be small. However, making To small causes premature clipping of the output waveform as Vi swings to large posi\_ twe values (see discussion on p142).

To make the standby collector currents small, we could use one diode instead of two to generate Vbb. This, however, well result in too small standby currents and therefore will produce too much crossover distortion.


What is needed is the generation of a Ybb that can be adjusted to fall between one and two diode voltages. Two circuits for obtaining a wide range of control over Vbb are presented and discussed on the following pages.

Assume that  $I_2$  and  $I_{b1}$  are negligible in comparison to  $I_0$ . This implies that  $I_{c3}=I_0$ . Further assume that  $I_{b3}$  is negligible relative to  $I_2$ . Then

$$V_{bb} \frac{R_1}{R_1 + R_2} = V_{be3} = V_T ln \frac{I_{c3}}{I_s} \cong V_T ln \frac{I_o}{I_s}$$

$$V_{bb} = (1 + \frac{R_2}{R_1}) V_T \ln \frac{I_0}{I_s}$$
multiplier one diode voltage

Circuit 2



 $\frac{\text{1f R=0}}{\text{Ib}_1}$ ,  $V_{\text{bes}}=0$ ,  $I_{\text{c3}}=0$ . Meglecting  $I_{\text{bl}}$  and  $I_{\text{b4}}$  relative to  $I_{\text{o}}$ , we obtain  $I_{\text{c4}} \cong I_{\text{o}}$ 

Now suppose that R is adjusted to split To evenly between To3 and To4.

$$I_{c3} = I_{c4} = \frac{I_o}{2} \quad (I_{b4} \text{ neglected})$$

$$V_{bb} = V_{be3} + V_{be4} = 2V_{be3} \quad \text{sure } I_c's \text{ are same.}$$

$$V_{bb} = 2V_T \ln \frac{I_{c3}}{I_s} = 2V_T \ln \frac{I_{o/2}}{I_s} = 2V_T \left(\ln \frac{I_o}{I_s} - \ln 2\right)$$

$$V_{bb} = 2V_T \ln \frac{I_o}{I_s} - 36 \text{ mV}$$

turo dicole voltages

The resistance R required to obtain this V<sub>bb</sub> can be determined from

 $I_{c4}R \cong V_{be3}$  ( $I_{b3}$  and  $I_{b4}$  neglected)  $\frac{I_0}{2}R = \frac{1}{2}V_{bb}$ 

$$R = \frac{V_{bb}}{I_0}$$

It can be shown that this value of R results in the largest possible V<sub>bb</sub>. Any in\_ crease of R beyond this value results in a slight decrease of V<sub>bb</sub>.

Thus, by adjusting R any Vbb from one diode voltages

can be generated.

To obtain Vbb for any R, proceed as follows.

$$I_{o} = I_{c3} + I_{c4} \left(I_{b4} \text{ and } I_{b1} \text{ neglected}\right)$$

$$= I_{c3} + \left(\frac{I_{c3}}{R} + \frac{V_{be3}}{R}\right) \left(I_{b4} \text{ neglected}\right)$$

$$I_{o} = I_{c3} \left(1 + \frac{I_{b}}{R}\right) + \frac{V_{T}}{R} \ln \frac{I_{c3}}{I_{s}}$$

Solve this equation by trial and error for Ics. Then obtain Icy from


$$I_{c4} = I_o - I_{c3}$$

Using these values of Icz and Ic4, obtain Vbb from


$$V_{bb} = V_{be3} + V_{be4}$$

$$= V_T lu \frac{I_{c3}}{I_s} + V_T lu \frac{I_{c4}}{I_s}$$


$$V_{bb} = V_T lu \left(\frac{I_{c3}I_{c4}}{I_s^2}\right)$$




#### Current sources used for biasing



In = 19 µ A






$$T_{15} = \frac{V_{CC} + V_{EE} - V_{BE16}}{39}$$

$$\approx \frac{15 + 15 - 0.6 - 0.6}{39} \approx 0.74 \text{ mA}$$

$$V_{BE17} = \frac{V_{CC} + V_{EE} - V_{BE16}}{39}$$

$$\sim \frac{15 + 15 - 0.6 - 0.6}{39} \approx 0.74 \text{ mA}$$

### Bias Currents of the input stage



With  $I_{17}=19\mu A$  obtained from the previous page, we now calculate  $I_{18}$  by assuming matched pairs Q18 and Q19, Q1 and Q2, Q3 and Q4, Q5 and Q6. Suice the  $\beta$  of the NPN transistors is high, the NPN base currents will be neglected. On the other hand, the PNP base currents will be included in the calculations because their  $\beta$ 's are not so high.

Summing currents at node P, we obtain

$$I_{18} = I_{17} \frac{\beta^2 + \beta_P}{\beta^2 + 2\beta + \beta_P} \approx I_{17} = \boxed{19\mu A}$$

$$I_{c_1} = I_{c_2} = \frac{I_{1} \eta}{2} \left( \frac{\beta_p^2 + 3\beta_p + 2}{\beta_p^2 + 2\beta_p + 2} \right) = \frac{10.8 \mu A}{\beta_p = \infty} = \frac{9.5 \mu A}{\beta_p = \infty}$$

Thus the operating currents of Q1, Q2, Q3 and Q4 are well stabilized against variations in  $\beta$ .


$$I_{c5} \cong I_{c1} = I_{c6} \cong \boxed{9.5\mu\text{A}}$$

$$I_{c7} = \frac{V_7 \ln \frac{I_{c5}}{I_5} + I_{c5}}{50} = \boxed{1\mu\text{A}}$$

$$I_{c7} = \frac{V_7 \ln \frac{I_{c5}}{I_5} + I_{c5}}{50}$$

$$I_{c9} = \frac{V_7 \ln \frac{I_{c5}}{I_5} + I_{c5}}{50}$$

#### Bias currents in the intermediate and output stages



Note that the base of Q8 is about two VBE above -15V. The 5boyA current source fixes VBEQ (neglect IBIOA).

$$V_{BE9} = V_T ln \frac{I_{20B}}{I_5} \Big|_{I_5 = 10^{-14}} = 644 \text{ mV}$$

$$I_g = I_{SOK} + I_{BQ} = \frac{V_{BEQ} + I_{20B} I_{DOS}}{SOK} + \frac{I_{20B}}{R_q^2} \Big|_{R_q^2 = 2SO} = \frac{I_{GMA}}{R_q^2}$$

To determine  $\frac{1}{613}$  and  $\frac{1}{614}$ , assume  $\frac{1}{100} = \frac{1}{100} = \frac{1$ 

To determine  $I_{CII} = I_{CIZ}$ , use the relationship between the base-to-emitter voltages.

VBEII + VEBIZ = VBEI3 + VBEIH

VThn  $I_{CII}$  + VThn  $I_{CIZ}$   $I_{SII}$ = VThn  $I_{CII}$  + VThn  $I_{CIZ}$   $I_{SIZ}$ = VThn  $I_{CII}$  + VThn  $I_{CIZ}$   $I_{SIZ}$ Tall  $I_{SIZ}$  =  $I_{CIZ}$   $I_{CIZ}$   $I_{SIZ}$   $I_{CII}$   $I_{CIZ}$  =  $I_{CIZ}$   $I_{CIZ}$   $I_{SIZ}$   $I_{SIZ}$ 


With I<sub>C13</sub>= 167µA, I<sub>C14</sub>=17µA and I<sub>S13</sub>= I<sub>S14</sub> =  $\frac{1}{3}$  I<sub>S11</sub>=  $\frac{1}{3}$  I<sub>S12</sub> we obtain

$$I_{CII} = I_{CI2} = 3\sqrt{I_{CI3}}I_{CI4}$$
  
=  $3\sqrt{167 \times 17} = 160\mu A$ 


Note: With both inputs grounded Vo will flucturate over wide limits. Feedback to the -input terminal stabilizes Vo.

00,1

### Small-signal analysis: input stage




Except for the base connection of Q7, the circuit is symmetrical about the mid line. Since signals in the collectors of Q3 and Q4 have negligible effect on their bases and emitters, modes A and B can be grounded inspite of the lack of symmetry of the lower half of the circuit. Furthermore, because Q6 mirrors the current of Q5 (ib7 can be neglected), ic6= ic5=ic3 as shown. Consequently the circuit can be drawn as shown below.



Since all collector currents (with the exception of QT) have the same do value, all  $r_{\rm H}$ 's and  $g_{\rm m}$ 's are the same.


# Input equivalent faced by source 2




Vid + Sarm

Source vi faces

## Output equivalent of the input stage



making use of the results presented on p37, we obtain



Suice  $r_{\Pi} >> R_2$  and  $R_1 = \frac{r_{\Pi}}{1+\beta}$ , we obtain


$$g_m = \frac{I_{c1}}{V_T} = \frac{q.5 \times 10^{-6}}{26 \times 10^{-3}} = 3.65 \times 10^{-4}$$

$$r_{op} = \frac{V_{AP}}{I_{c1}} = \frac{60}{9.5 \times 10^{-6}} = 6.3 \text{ M}\Omega$$

$$r_{\text{ON}} = \frac{V_{\text{AN}}}{I_{\text{CI}}} = \frac{120}{9.5 \times 10^{-6}} = 12.6 \text{MJL}$$

$$20N(1+9mR_2) = 12.6(1+\frac{9.5}{26}) = 17.2M\Omega$$

# Equivalent circuit of input stage



7.3M.D. Vid \$2.7M.D. 1336Vid 1

### The intermediate stage

7.3M \(\text{D} \) ibs \\
-\lambda \) \(\text{V}\_2\) \\
-\lambda \) \(\text{V}\_2\) \\
\text{RB} \\
\text{Qq} \\
\text{Qq} \\
\text{Qq} \\
\text{Qq} \\
\text{Qq} \\
\text{Qq}

In calculating voltages and currents, assume 20's are infinite and  $\beta = \beta = 250$ .

$$R_{i2} = r_{II8} + (1 + \beta_8) \{ R_8 | 1 [r_{II9} + (1 + \beta_4) R_4] \}$$

$$r_{\Pi 8} = \frac{26}{I_{B8}} = \frac{26}{I_{C8}/\beta_8} = \frac{26 \times 250}{16} = 406.3 \times \Omega$$

$$r_{\Pi 4} = \frac{26}{I_{B9}} = \frac{26}{I_{C9}/\beta_8} = \frac{26 \times 250}{560} = 11.6 \times \Omega$$

$$R_{i2} = 406.3 + 251 \left\{ 5011 \left[ 11.6 + 251 \times 0.1 \right] \right\} = \boxed{5.7M\Omega}$$

$$i_{b8} = \frac{\sqrt{2}}{R_{i2}} = \frac{\sqrt{2}}{5.7} \mu A$$

$$i_{bq} = i_{b8} \left( 1 + \frac{3}{8} \right) \frac{R_8}{R_8 + r_{\Pi 9} + \left( 1 + \frac{3}{4} \right) R_9}$$

$$= \frac{\sqrt{2}}{5.7} \times 251 \times \frac{50}{50 + 11.6 + 251 \times 0.1}$$


$$= 25.4 \sqrt{2} \mu A = 0.0254 \sqrt{2} \mu A$$

$$i_{cq} = \beta i_{bq} = 250 \times 0.0254 v_{\bar{2}} = 6.35 v_{\bar{2}}$$

In the calculation of the output resistance Roz, we must include the output resistance 7.3 M.D. of the previous stage. First, we calculate Ro.

$$R_{B} = \frac{(7.3 M + 218)}{1 + \beta_{8}} \parallel R_{8} = \left(\frac{7300 + 406.3}{251}\right) \parallel 50 = 19 \text{ Kp.}$$

So far ro's have been assumed infinite. For the calculation of Roz, however, we have to use roq = row and rozos = rop.




Using the results of p37, we obtain  $R_c = r_{on} \left[ 1 + \frac{R_E (\beta_q + \frac{R_B + 2\pi q}{2oN})}{R_B + 2\pi q + R_E} \right]$ 

where 
$$r_{ON} = \frac{V_{AN}}{I_{CQ}} = \frac{120}{0.56} = 214.3 \text{ K.}\Omega$$
.


 $r_{OP} = \frac{V_{AP}}{I_{C20B}} = \frac{60}{0.56} = 107.1 \text{ K}\Omega$ .

 $R_{C} = 214.3 \left[ 1 + \frac{0.1(250 + \frac{19 + 11.6}{214.3})}{19 + 11.6 + 0.1} \right] = 388.9 \text{ K}$ 
 $R_{O2} = R_{C} || r_{OP} = 388.9 || 107.1 = 84 \text{ K}\Omega$ .


If we had taken ro's as infinite, the output resistance Roz would have come out infinite which is not a realistic result in comparison to the actual 84KD.



The output stage with driver



#### Meaninglessness of room and room



When the transistor is brased such that operation is about the quiescent point Q and does not depart too far from it, then any change along the exponential can be approximated by following the straight line tangent to the exponential at the point Q.

$$I_{b} = \frac{I_{s}}{\beta} e^{\frac{V_{be}}{V_{T}}}$$


$$\frac{dI_{b}}{dV_{be}} = \frac{I_{s}}{\beta V_{T}} e^{\frac{V_{be}}{V_{T}}} = \frac{I_{s}e^{\frac{V_{BE}}{V_{T}}}}{\beta V_{T}} = \frac{I_{B}}{V_{T}} = \frac{I_{B}}{$$

Thus  $\Delta I_b = \frac{1}{2\pi} \Delta V_{be}$  or  $i_b = \frac{V_{be}}{2\pi}$ (Also see discussion presented on p 11.)

As long as operation is confined to the vicinity of the quiescent point, ror has meaning and can be used in the calcu lation of small signal voltages and currents. In the class-AB output stage however, transistors QII and QIZ are operated not at or about a point but rather along a wide span of the exponential and therefore the slope changes from very high values to very low values as the sinusoidal signal gres through a cycle of operation. Therefore, to speak of a single value for ris totally meaningless and results in highly erroneous values for voltages and currents.


However, in our discussion of the class-AB output stage (see pp138-143), we saw that the transfer curve, the Vovs Vi characteristic, is quite linear if the crossover distortion is eliminated. Furthermore, the slope is practically unity. Hence, without introducing any significant error, the output stage including

the emitter-follower-driver QIOA can be assumed to have unity gain. Also the variable loading presented by the base of QIOA on the output of the intermediate stage can be considered negligible. Similarly, the loading of R<sub>L</sub> on the output stage can be assumed to have negligible effect on the gain. Hence, the complete equivalent circuit can be put together as shown below.



It should be realized that this gain of 312000 will not stay constant since it depends on temperature, power supply voltages, common-mode level at the input and other factors. However, vary as it may, it will always be a large number, and this is what is wanted in an operational amplifier.

# To stabilize the gain, use feedback



Even though not clearly defined, assume  $R_0 \ll R_2$ .

$$v_{o} = A_{v}v_{i}$$

$$R_{i}$$

$$v_{i} = \frac{\left[v_{2} - \left(v_{1} \frac{R_{2}}{R_{1} + R_{2}} + A_{v} v_{i} \frac{R_{1}}{R_{1} + R_{2}}\right)\right] R_{i}}{R_{i} + R_{1} R_{2} / (R_{1} + R_{2})}$$

$$v_{i} = \frac{\left(v_{2} - v_{1} \frac{R_{2}}{R_{1} + R_{2}}\right) \frac{R_{i}}{R_{i} + R_{1} R_{2} / (R_{1} + R_{2})}}{1 + A_{v} \frac{R_{1}}{R_{1} + R_{2}} \frac{R_{i}}{R_{i} + R_{i} R_{2} / (R_{1} + R_{2})}}$$

$$v_{o} = A_{v} v_{i}$$

$$v_{o} = \frac{v_{2} \left(1 + \frac{R_{2}}{R_{i}}\right) - v_{1}^{2} \frac{R_{2}}{R_{i}}}{1 + \frac{\left(1 + \frac{R_{2}}{R_{i}}\right)}{A_{v}} \left(1 + \frac{R_{1} R_{2}}{R_{1} + R_{2}} / R_{i}\right)}$$

As is almost invariably the case,  $\frac{1+\frac{R_2}{R_1}}{Av} \ll 1 \text{ and } \frac{R_1R_2}{R_1+R_2}/R_i \ll 1, in$  which case the expression of  $v_0$  simplifies to

 $v_0 = v_2(1 + \frac{R_2}{R_1}) - v_1 \frac{R_2}{R_1}$  and  $R_i$ .

Which is independent of  $A_v$  for  $R_1 = 1K\Omega$ ,  $R_2 = 100 \text{ K}\Omega$ ,  $A_v = 312000$ , and  $R_i = 2.7 \text{ M}\Omega$ , we have  $v_0 = \frac{101 v_2 - 100 v_1}{1 + \frac{101}{312000} (1 + \frac{100}{101}/2700)} = \frac{101 v_2 - 100 v_1}{1.00032}$ 

#### INDEX

Alpha & 6 Beta B 6,8,14,15 temperature dependence 9

Bias

fixed-base-current 50 fixed-collector-current 50-52 fixed collector-to-emitter weltage 53-54 power supply sensitivity 47-49, 70 stabilized 78

Cascode amplifier 43-46

Common-base amplifier 27,32

Common-collector amplifier 27,33

Common-emitter amplifier

current-source drive 22

current-source load 21,80-86

effect of source resistance 22,31

resistive load 17-20,31,79

Common-mode excitation 95-98

Crossover distration 133,139-141

Current sources 55-76,119

Current sources

actual 55
cascode 73-74
driving grounded loads 66
elementary 56
ideal 55
integrated circuit 60-63
measurement of output
characteristics 56
miomatch 64-66
transistor 57-59
Widlan 69-73

Différence amplifiers 87-118

common-mode excitation 95-98

différence-mode excitation 95-98

common-mode-rejection ratio
97,99-100

drift 103 drift 103 large signal characteristics 88-91 mismatch effects 101 offset current 104-105

Difference amplifiers offset voltage 101-103,105,117-118 resistance input 93,106-108 with active load 109-118 Difference current amplifier 119 Difference-mode excitation 95-98 Diode 3-5 Distortion 24-26 Drift 103 Early voltage VA 9 Ebers-Moll model 6-7 Equivalent circuit 34-39 input 34-35 output 36-39 Feedback 157 Forward active region 7 gm 13-14 Matching 77,111 Offset current 104-105 Offset voltage 101-103,105,117-118 Operational amplifier MA741 147

Operational amplifier bias currents 148-150 small-signal gair 151-157 Your amplifier 120-146 class A 120-133 class AB 138-146 class B 133-137 カポ 11,14,155 20 13-15 Saturation current Is 3,6 Saluration voltage Viesat 9 Signal motation 10 Small-signal analysis 28,30 input equivalent circuit 34-35,37-38 output equivalent circuit 36-39 Thermal voltage V<sub>T</sub> 3 Transistor, lipolar 6-17 composite 40-45 Ebers-Moll model 6-7

160

Transistor

general analysis 28

input characteristics 8-9

large-signal characteristics 6-9

matching 77,111

operating point 29

output characteristics 12-16

small-signal analysis 28,30,34-39

small-signal characterization 10-11

VBE control 142-146

#### Useful formulas

$$T_{\Pi} = \frac{V_{T}}{I_{B}} = \frac{26}{I_{B,\mu A}} K \Omega$$

$$G_{m} = \frac{I_{c}}{V_{T}}$$

$$G = G_{m} T_{\Pi}$$

$$T_{0} = \frac{V_{A}}{I_{c}}$$